


INTRODUCTION TO PROGRAMMING FOR PERSISTENT MEMORY


MEMORY - STORAGE HIERARCHY




LLC

MEMORY - STORAGE HIERARCHY

Idle Average Random Read Latency¹





² App Direct Mode, NeonCity, LBG B1 chipset, CLX B0 28 Core (QDF QQYZ), Memory Conf 192GB DDR4 (per socket) DDR 2666 MT/s, Optane DCPMM 128GB, BIOS 561.D09, BKC version WW48.5 BKC, Linux OS 4.18.8-100.fc27, Spectre/Meltdown Patched (1,2,3, 3a)



¹ Source: Intel-tested: Average read latency measured at queue depth 1 during 4k random write workload. Measured using FIO 3.1. comparing Intel Reference platform with Optane™ SSD DC P4800X 375GB and Intel® SSD DC P4600 1.6TB compared to SSDs commercially available as of July 1, 2018. Performance results are based on testing as of July 24, 2018 and may not reflect all publicly available security updates. See configuration disclosure for details. No product can be absolutely secure. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

LATENCY AT HUMAN SCALE

System Event	Actual Latency	Scaled Latency
One CPU cycle	0.4 ns (1 cycle)	1 s
Level 1 cache access	2 ns (5 cycles)	5 s
Level 2 cache access	4.8 ns (12 cycles)	12 s
Level 3 cache access	26 ns (65 cycles)	1 min 5sec
Main memory access (DDR DIMM)	<100 ns	4 min 10sec
NVDIMM-N memory access	<100 ns	4 min 10sec
Intel Optane DC Persistent Memory access	<100-300 ns	4 min 10sec - 12 min
Intel Optane DC SSD I/O P4800X NVMe	~10 µs	~7hrs
NVMe SSD I/O	~25 μs	17 hrs 21min
SSD I/O	50–150 μs	1 day 11hrs – 4 days, 8hrs
Rotational disk I/O	1–10 ms	28 days 22hrs – 289 days
Tape	~100ms	7 yrs 11 months

From "Systems Performance: Enterprise and the Cloud", Brendan Gregg




- Byte or block addressable
- load/store memory access
- persistence properties of storage

JEDEC NVDIMM Standards			
	NVDIMM-F	NVDIMM-N	NVDIMM-P
IO Access Methods	Block	Block or Byte	Block or Byte
Capacity	100's GB – 1's TB	1's - 10's GB	100's GB – 1's TB
Latency	<50us	<100ns	<300ns
First Availability	2014	2016	2019
Operating System Support	Linux Kernel x.x Windows?	Linux Kernel >4.0 Windows Server 2016	Linux Kernel >4.2 Windows Server 2019

- byte-addressable
- load/store memory access
- persistence properties of storage

JEDEC NVDIMM Standards			
	NVDIMM-F	NVDIMM-N	NVDIMM-P
IO Access Methods	Block	Block or Byte	Block or Byte
Capacity	100's GB – 1's TB	1's - 10's GB	100's GB – 1's TB
Latency	<50us	<100ns	<300ns
First Availability	2014	2016	2019
Operating System Support	Linux Kernel x.x Windows?	Linux Kernel >4.0 Windows Server 2016	Linux Kernel >4.2 Windows Server 2019

- byte-addressable
- load/store memory access
- persistence properties of storage



JEDEC NVDIMM Standards			
	NVDIMM-F	NVDIMM-N	NVDIMM-P
IO Access Methods	Block	Block or Byte	Block or Byte
Capacity	100's GB – 1's TB	1's - 10's GB	100's GB – 1's TB
Latency	<50us	<100ns	<300ns
First Availability	2014	2016	2019
Operating System Support	Linux Kernel x.x Windows?	Linux Kernel >4.0 Windows Server 2016	Linux Kernel >4.2 Windows Server 2019

- byte-addressable
- load/store memory access
- persistence properties of storage

JEDEC NVDIMM Standards			
	NVDIMM-F	NVDIMM-N	NVDIMM-P
IO Access Methods	Block	Block or Byte	Block or Byte
Capacity	100's GB – 1's TB	1's - 10's GB	100's GB – 1's TB
Latency	<50us	<100ns	<300ns
First Availability	2014	2016	2019
Operating System Support	Linux Kernel x.x Windows?	Linux Kernel >4.0 Windows Server 2016	Linux Kernel >=4.2 Windows Server 2019




Big and Affordable Memory

Highest Performance Storage

Direct Load/Store Access

Native Persistence





128, 256, 512GB

DDR4 Pin Compatible

Hardware Encryption


High Reliability






Memory Mode details

- No software/application changes required
- To mimic traditional memory, data is "volatile"
 - Volatile mode key cleared and regenerated every power cycle
- DRAM is "near memory"
- Used as a write-back cache
- Managed by host memory controller
- Within the same host memory controller, not across
- Ratio of far/near memory (PMEM/DRAM) can vary
- Overall latency
- Same as DRAM for cache hit
- Intel® Optane™ DC persistent memory + DRAM for cache miss






SNIA NVM PROGRAMMING MODEL



Storage Over App Direct


- Operates in blocks like SSD/HDD
 - Traditional read/write instructions
 - Works with existing file systems
 - Atomicity at block level
 - Block size configurable (4K, 512B)
- NVDIMM driver required
 - Support starting kernel 4.2
- Scalable capacity
- Higher endurance than enterprise class SSDs
- High performance block storage
 - Low latency, higher bandwidth, high IOPs

Linux kernel and driver changes: https://www.youtube.com/watch?v=owmN_lcMK2M






SNIA NVM PROGRAMMING MODEL



```
fd = open("/my/file", O_RDWR);
base = mmap(NULL, filesize,
          PROT_READ | PROT_WRITE,
          MAP_SHARED_VALIDATE | MAP_SYNC, fd, 0);
close(fd);
base[100] = 'X';
strcpy(base, "hello there");
msync(...);
```

App Direct Mode details

- PMEM-aware software/application required
 - Adds a new tier between DRAM and block storage (SSD/HDD)
 - Industry open standard programming model and Intel PMDK
- In-place persistence
 - No paging, context switching, interrupts, nor kernel code executes
- Byte addressable like memory
 - Load/store access, no page caching
- Cache Coherent
- Ability to do DMA & RDMA



Summary

Volatile

(use pmem for its capacity)

Unmodified Apps

Modified Apps

Lowest impact
Transparent for Apps

Low impact
App decides on data
placement

Memory Mode

App Direct

Persistent

(leverage the fact pmem is persistent)

Unmodified Apps

Modified Apps

Lowest impact Apps use Storage API Highest impact pmem-resident data structures

App direct


App Direct

HOW THE HARDWARE WORKS


MOV **ADR Failure Detection** Core L1 L1 **CLWB** + fence Custom -or-L2 Power fail protected domain **CLFLUSHOPT + fence** CPU CACHES indicated by ACPI property: -or-**CPU Cache Hierarchy CLFLUSH** -or-NT stores + fence -or-L3 WBINVD (kernel only) ADR **Minimum Required** WPQ -or-Power fail protected domain: WPQ Flush (kernel only) Memory subsystem DIMM

Not shown:

APPLICATION RESPONSIBILITIES: FLUSHING



APPLICATION RESPONSIBILITIES: RECOVERY



APPLICATION RESPONSIBILITIES: CONSISTENCY

```
open(...);
mmap(...);
strcpy(pmem, "Hello, World!");
msync(...);
```

APPLICATION RESPONSIBILITIES: CONSISTENCY

```
open(...);
mmap(...);
strcpy(pmem, "Hello, World!");
pmem_persist(pmem, 14);
Crash
```

Result

"\0\0\0\0\0\0\0\0\0\0\0..."
 "Hello, W\0\0\0\0\0\0..."
 "\0\0\0\0\0\0\0\0\0\0\0\0"
 "Hello, \0\0\0\0\0\0\0\0\0"
 "Hello, World!\0"

APPLICATION RESPONSIBILITIES: CONSISTENCY

```
open(...);
mmap(...);
strcpy(pmem, "Hello, World!");
pmem_persist(pmem, 14);
Crash
```

pmem_persist() may be faster,
but is still not transactional

Result

"\0\0\0\0\0\0\0\0\0\0\0..."
 "Hello, W\0\0\0\0\0\0..."
 "\0\0\0\0\0\0\0\0\0\0\0\0"
 "Hello, \0\0\0\0\0\0\0\0\0"
 "Hello, World!\0"

