-
Notifications
You must be signed in to change notification settings - Fork 16
/
sdram_controller.v
377 lines (333 loc) · 9.22 KB
/
sdram_controller.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
module sdram_controller (
input [HADDR_WIDTH-1:0] wr_addr,
input [7:0] wr_data,
input wr_enable,
input [HADDR_WIDTH-1:0] rd_addr,
output [7:0] rd_data,
input rd_enable,
output rd_ready,
output busy,
input rst_n,
input clk,
output [SDRADDR_WIDTH-1:0] addr,
output [BANK_WIDTH-1:0] bank_addr,
inout [7:0] data,
output clock_enable,
output cs_n,
output ras_n,
output cas_n,
output we_n,
output data_mask
);
parameter ROW_WIDTH = 13;
parameter COL_WIDTH = 10;
parameter BANK_WIDTH = 2;
parameter SDRADDR_WIDTH = ROW_WIDTH > COL_WIDTH ? ROW_WIDTH : COL_WIDTH;
parameter HADDR_WIDTH = BANK_WIDTH + ROW_WIDTH + COL_WIDTH;
parameter CLK_FREQUENCY = 133; // Mhz
parameter REFRESH_TIME = 32; // ms (how often we need to refresh)
parameter REFRESH_COUNT = 8192; // cycles (how many refreshes required per refresh time)
// clk / refresh = clk / sec
// , sec / refbatch
// , ref / refbatch
localparam CYCLES_BETWEEN_REFRESH = ( CLK_FREQUENCY
* 1_000
* REFRESH_TIME
) / REFRESH_COUNT;
localparam IDLE = 5'b00000;
localparam INIT_NOP1 = 5'b01000,
INIT_PRE1 = 5'b01001,
INIT_NOP1_1=5'b00101,
INIT_REF1 = 5'b01010,
INIT_NOP2 = 5'b01011,
INIT_REF2 = 5'b01100,
INIT_NOP3 = 5'b01101,
INIT_LOAD = 5'b01110,
INIT_NOP4 = 5'b01111;
localparam REF_PRE = 5'b00001,
REF_NOP1 = 5'b00010,
REF_REF = 5'b00011,
REF_NOP2 = 5'b00100;
localparam READ_ACT = 5'b10000,
READ_NOP1 = 5'b10001,
READ_CAS = 5'b10010,
READ_NOP2 = 5'b10011,
READ_READ = 5'b10100;
localparam WRIT_ACT = 5'b11000,
WRIT_NOP1 = 5'b11001,
WRIT_CAS = 5'b11010,
WRIT_NOP2 = 5'b11011;
// Commands CCRCWBBA
// ESSSE100
localparam CMD_PALL = 8'b10010001,
CMD_REF = 8'b10001000,
CMD_NOP = 8'b10111000,
CMD_MRS = 8'b1000000x,
CMD_BACT = 8'b10011xxx,
CMD_READ = 8'b10101xx1,
CMD_WRIT = 8'b10100xx1;
reg [HADDR_WIDTH-1:0] haddr_r;
reg [7:0] wr_data_r;
reg [7:0] rd_data_r;
reg busy;
reg data_mask_r;
reg [SDRADDR_WIDTH-1:0] addr_r;
reg [BANK_WIDTH-1:0] bank_addr_r;
reg rd_ready_r;
wire [7:0] data_output;
wire data_mask;
assign data_mask = data_mask_r;
assign rd_data = rd_data_r;
reg [3:0] state_cnt;
reg [9:0] refresh_cnt;
reg [7:0] command;
reg [4:0] state;
reg wr_enable_prev;
reg rd_enable_prev;
reg [7:0] command_nxt;
reg [3:0] state_cnt_nxt;
reg [4:0] next;
assign {clock_enable, cs_n, ras_n, cas_n, we_n} = command[7:3];
// state[4] will be set if mode is read/write
assign bank_addr = (state[4]) ? bank_addr_r : command[2:1];
assign addr = (state[4] | state == INIT_LOAD) ? addr_r : { {SDRADDR_WIDTH-11{1'b0}}, command[0], 10'd0 };
wire [7:0] data_in_from_buffer;
//Tri-State buffer controll
SB_IO # (
.PIN_TYPE(6'b1010_01),
.PULLUP(1'b 0)
) data_io [7:0] (
.PACKAGE_PIN(data),
.OUTPUT_ENABLE(state == WRIT_CAS),
.D_OUT_0(wr_data_r),
.D_IN_0(data_in_from_buffer)
);
assign rd_ready = rd_ready_r;
// HOST INTERFACE
// all registered on posedge
always @ (posedge clk)
if (~rst_n)
begin
state <= INIT_NOP1;
command <= CMD_NOP;
state_cnt <= 4'hf;
haddr_r <= {HADDR_WIDTH{1'b0}};
wr_data_r <= 8'b0;
rd_data_r <= 8'b0;
busy <= 1'b0;
wr_enable_prev <= 1'b0;
rd_enable_prev <= 1'b0;
end
else
begin
wr_enable_prev <= wr_enable;
rd_enable_prev <= rd_enable;
state <= next;
command <= command_nxt;
if (!state_cnt)
state_cnt <= state_cnt_nxt;
else
state_cnt <= state_cnt - 1'b1;
if (wr_enable)
wr_data_r <= wr_data;
if (state == READ_READ)
begin
rd_data_r <= data_in_from_buffer;
rd_ready_r <= 1'b1;
end
else
rd_ready_r <= 1'b0;
busy <= state[4];
if (rd_enable)
haddr_r <= rd_addr;
else if (wr_enable)
haddr_r <= wr_addr;
end
// Handle refresh counter
always @ (posedge clk)
if (~rst_n)
refresh_cnt <= 10'b0;
else
if (state == REF_NOP2)
refresh_cnt <= 10'b0;
else
refresh_cnt <= refresh_cnt + 1'b1;
/* Handle logic for sending addresses to SDRAM based on current state*/
always @*
begin
if (state[4])
data_mask_r <= 1'b0;
else
data_mask_r <= 1'b1;
bank_addr_r = 2'b00;
addr_r = {SDRADDR_WIDTH{1'b0}};
if (state == READ_ACT | state == WRIT_ACT)
begin
bank_addr_r = haddr_r[HADDR_WIDTH-1:HADDR_WIDTH-(BANK_WIDTH)];
addr_r = haddr_r[HADDR_WIDTH-(BANK_WIDTH+1):HADDR_WIDTH-(BANK_WIDTH+ROW_WIDTH)];
end
else if (state == READ_CAS | state == WRIT_CAS)
begin
// Send Column Address
// Set bank to bank to precharge
bank_addr_r = haddr_r[HADDR_WIDTH-1:HADDR_WIDTH-(BANK_WIDTH)];
// Examples for math
// BANK ROW COL
// HADDR_WIDTH 2 + 13 + 9 = 24
// SDRADDR_WIDTH 13
// Set CAS address to:
// 0s,
// 1 (A10 is always for auto precharge),
// 0s,
// column address
addr_r = {
{SDRADDR_WIDTH-(11){1'b0}},
1'b1, /* A10 */
{10-COL_WIDTH{1'b0}},
haddr_r[COL_WIDTH-1:0]
};
end
else if (state == INIT_LOAD)
begin
// Program mode register during load cycle
// B C SB
// R A EUR
// S S-3Q ST
// T 654L210
addr_r = {{SDRADDR_WIDTH-10{1'b0}}, 10'b1000110000};
end
end
// Next state logic
always @*
begin
state_cnt_nxt = 4'd0;
command_nxt = CMD_NOP;
if (state == IDLE)
// Monitor for refresh or hold
if (refresh_cnt >= CYCLES_BETWEEN_REFRESH)
begin
next = REF_PRE;
command_nxt = CMD_PALL;
end
else if (rd_enable && !rd_enable_prev)
begin
next = READ_ACT;
command_nxt = CMD_BACT;
end
else if (wr_enable && !wr_enable_prev)
begin
next = WRIT_ACT;
command_nxt = CMD_BACT;
end
else
begin
// HOLD
next = IDLE;
end
else
if (!state_cnt)
case (state)
// INIT ENGINE
INIT_NOP1:
begin
next = INIT_PRE1;
command_nxt = CMD_PALL;
end
INIT_PRE1:
begin
next = INIT_NOP1_1;
end
INIT_NOP1_1:
begin
next = INIT_REF1;
command_nxt = CMD_REF;
end
INIT_REF1:
begin
next = INIT_NOP2;
state_cnt_nxt = 4'd7;
end
INIT_NOP2:
begin
next = INIT_REF2;
command_nxt = CMD_REF;
end
INIT_REF2:
begin
next = INIT_NOP3;
state_cnt_nxt = 4'd7;
end
INIT_NOP3:
begin
next = INIT_LOAD;
command_nxt = CMD_MRS;
end
INIT_LOAD:
begin
next = INIT_NOP4;
state_cnt_nxt = 4'd1;
end
// REFRESH
REF_PRE:
begin
next = REF_NOP1;
end
REF_NOP1:
begin
next = REF_REF;
command_nxt = CMD_REF;
end
REF_REF:
begin
next = REF_NOP2;
state_cnt_nxt = 4'd7;
end
// WRITE
WRIT_ACT:
begin
next = WRIT_NOP1;
state_cnt_nxt = 4'd1;
end
WRIT_NOP1:
begin
next = WRIT_CAS;
command_nxt = CMD_WRIT;
end
WRIT_CAS:
begin
next = WRIT_NOP2;
state_cnt_nxt = 4'd1;
end
// READ
READ_ACT:
begin
next = READ_NOP1;
state_cnt_nxt = 4'd1;
end
READ_NOP1:
begin
next = READ_CAS;
command_nxt = CMD_READ;
end
READ_CAS:
begin
next = READ_NOP2;
state_cnt_nxt = 4'd1;
end
READ_NOP2:
begin
next = READ_READ;
end
default:
begin
next = IDLE;
end
endcase
else
begin
// Counter Not Reached - HOLD
next = state;
command_nxt = command;
end
end
endmodule