


§4.5 An Overview of Pipelining

Pipelining Analogy

- Pipelined laundry: overlapping execution
 - Parallelism improves performance



- Four loads:
 - Speedup = $8/3.5 = 2.3$
- Non-stop:
 - Speedup = $2n/0.5n + 1.5 \approx 4$
 - = number of stages

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Pop Quiz

- On the previous slide, we had 4 stages. Therefore, each load of laundry should finish in 25% of the time.
- A: True
- B: False

Pipelining Impacts Throughput

- ... not latency (time it takes for a single instruction to complete)
- Another example: can nine women produce a baby in a single month?
- Nine women can produce nine babies in nine months (avg. 1 baby / month)

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

MIPS Pipeline

- Five stages, one step per stage
 1. IF: Instruction fetch from memory
 2. ID: Instruction decode & register read
 3. EX: Execute operation or calculate address
 4. MEM: Access memory operand
 5. WB: Write result back to register

Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath


| Instr | Instr fetch | Register read | ALU op | Memory access | Register write | Total time |
|----------|-------------|---------------|--------|---------------|----------------|------------|
| lw | 200ps | 100 ps | 200ps | 200ps | 100 ps | 800ps |
| sw | 200ps | 100 ps | 200ps | 200ps | | 700ps |
| R-format | 200ps | 100 ps | 200ps | | 100 ps | 600ps |
| beq | 200ps | 100 ps | 200ps | | | 500ps |

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Pipeline Performance



Pipeline Speedup

- If all stages are balanced
 - i.e., all take the same time
 - $\text{Time between instructions}_{\text{pipelined}} = \frac{\text{Time between instructions}_{\text{nonpipelined}}}{\text{Number of stages}}$
- If not balanced, speedup is less
- Speedup due to increased throughput
 - Latency (time for each instruction) does not decrease

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Pipelining and ISA Design

- MIPS ISA designed for pipelining
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage
 - Alignment of memory operands
 - Memory access takes only one cycle

Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
 - A required resource is busy
- Data hazard
 - Need to wait for previous instruction to complete its data read/write
- Control hazard
 - Deciding on control action depends on previous instruction

Assignment Project Exam Help

<https://powcoder.com>


Add WeChat powcoder

Structure Hazards

- Conflict for use of a resource
- In MIPS pipeline with a single memory
 - Load/store requires data access
 - Instruction fetch would have to *stall* for that cycle
 - Would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
 - Or separate instruction/data caches

Data Hazards

- An instruction depends on completion of data access by a previous instruction
 - add \$s0, \$t0, \$t1
 - sub \$t2, \$s0, \$t3




Assignment Project Exam Help

<https://powcoder.com>


Add WeChat powcoder Forwarding (aka Bypassing)

- Use result when it is computed
 - Don't wait for it to be stored in a register
 - Requires extra connections in the datapath



Load-Use Data Hazard

- Can't always avoid stalls by forwarding
 - If value not computed when needed
 - Can't forward backward in time!




Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- C code for $A = B + E$; $C = B + F$;



Control Hazards


- Branch determines flow of control
 - Fetching next instruction depends on branch outcome
 - Pipeline can't always fetch correct instruction
 - Still working on ID stage of branch
- In MIPS pipeline
 - Need to compare registers and compute target early in the pipeline
 - Add hardware to do it in ID stage

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder Stall on Branch

- Wait until branch outcome determined before fetching next instruction




Branch Prediction

- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable
- Predict outcome of branch
 - Only stall if prediction is wrong
- In MIPS pipeline
 - Can predict branches not taken
 - Fetch instruction after branch, with no delay

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder
MIPS with Predict Not Taken



Chapter 4 — The Processor — 75

More-Realistic Branch Prediction

- Static branch prediction
 - Based on typical branch behavior
 - Example: loop and if-statement branches
 - Predict backward branches taken
 - Predict forward branches not taken
- Dynamic branch prediction
 - Hardware measures actual branch behavior
 - e.g., record recent history of each branch
 - Assume future behavior will continue the trend
 - When wrong, stall while re-fetching, and update history

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Pop Quiz

- We have approaches to mitigate pipeline stalls from:
 - A: structural hazards
 - B: structural and control hazards
 - C: data and control hazards
 - D: structural, data, and control hazards

Pipeline Summary


The BIG Picture

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation

Assignment Project Exam Help

<https://powcoder.com>


Add WeChat powcoder MIPS Pipelined Datapath



Chapter 4 — The Processor — 79

Pipeline registers

- Need registers between stages
 - To hold information produced in previous cycle



Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder

Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. "multi-clock-cycle" diagram
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store

IF for Load, Store, ...




Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder

ID for Load, Store, ...



EX for Load




Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder

MEM for Load



WB for Load



Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder
Corrected Datapath for Load

