
Branch Hazards

If branch outcome determined in MEM




Reducing Branch Delay

- Move hardware to determine outcome to ID stage
 - Target address adder
 - Registersizanaparateroject Exam Help


```
Example: branch/takender.com
```

```
36: sub $10, $4, $8
40: beq Asdd WSCh7at powcoder
44: and $12, $2, $5
48: or $13, $2, $6
52: add $14, $4, $2
56: slt $15, $6, $7
...
72: lw $4, 50($7)
```

Example: Branch Taken



Example: Branch Taken



Data Hazards for Branches

 If a comparison register is a destination of 2nd or 3rd preceding ALU instruction

```
add $1, $2, $3 IF ID EX MEM WB

add $4, $5, $6 https://powcoder.comeM WB

... Add WeChat powcoter MEM WB


beq $1, $4, target IF ID EX MEM WB
```

Can resolve using forwarding

Data Hazards for Branches

If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction
Assignment Project Exam Help
Need 1 stall cycle

https://powcoder.com




Data Hazards for Branches

If a comparison register is a destination of immediately preceding load instruction

Assignment Project Exam Help
Need 2 stall cycles

https://powcoder.com



Dynamic Branch Prediction

- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
 - Branch prediction buffer (akarbranch history table)

 https://powcoder.com
 - https://powcoder.com
 Indexed by recent branch instruction addresses
 - Stores outed he (+ Gleat/1907 + Green)
 - To execute a branch
 - Check table, expect the same outcome
 - Start fetching from fall-through or target
 - If wrong, flush pipeline and flip prediction

1-Bit Predictor: Shortcoming

Inner loop branches mispredicted twice!

```
outer: ...

inneAssignment Project Exam Help


bhttps://powroader.com

beadd, WeChattepowcoder
```

- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

2-Bit Predictor

 Only change prediction on two successive mispredictions



Pop Quiz

If we have 4096 available bits, how many 2-bit prediction entries can we store?

Assignment Project Exam Help

A: 4096 https://powcoder.com

B: 2048 Add WeChat powcoder

C: 1024

D: 512

Calculating the Branch Target

- Even with predictor, still need to calculate the target address
 - 1-cycle penalty for a taken branch Assignment Project Exam Help
 Branch target buffer https://powcoder.com
 Cache of target addresses
- - Indexed by Perwhehinstruction fetched
 - If hit and instruction is branch predicted taken, can fetch target immediately

Exceptions and Interrupts

- "Unexpected" events requiring change in flow of control
 - Different ISAs use the terms differently
- Exceptionignment Project Exam Help
 - Arises within the portion
 - e.g., undefined opcode, overflow, syscall, ...
- Interrupt Add WeChat powcoder
 - From an external I/O controller
- Dealing with them without sacrificing performance is hard

Handling Exceptions

- In MIPS, exceptions managed by a System Control Coprocessor (CPO)
- Save PC of offending (or interrupted) instructiongnment Project Exam Help
 - In MIPS: Exception Program Counter (EPC)
- Save indication of the problem
 - In MIPS: Agus evregiste powcoder
 - We'll assume 1-bit
 - O for undefined opcode, 1 for overflow
- Jump to handler at 8000 00180

An Alternate Mechanism

- Vectored Interrupts
 - Handler address determined by the cause

Example:

- Undefined opcode: COOO 0000
- Overflowhttps://powcoder.com/0 0020
- Add WeChat powcoder 0040
- Instructions either
 - Deal with the interrupt, or
 - Jump to real handler

Handler Actions

- Read cause, and transfer to relevant handler
- Determine action required
 If restartable
- - Take corptees in the representation
 - use EPC tollecture topper gram
- Otherwise
 - Terminate program
 - Report error using EPC, cause, ...


Exceptions in a Pipeline

- Another form of control hazard
- Consider overflow on add in EX stage add \$1, \$2, \$1

 Assignment Project Exam Help
 Prevent \$1 from being clobbered

 - Completetype √ jour circletrions
 - Flush add and subsequent instructions
 - Set Cause and EPC register values
 - Transfer control to handler
- Similar to mispredicted branch
 - Use much of the same hardware

Pipeline with Exceptions



Exception Properties

- Restartable exceptions
 - Pipeline can flush the instruction
 - Handler executes, then returns to the Assignment Project Exam Help instruction
 - Refetchetosinopexecuted com scratch
- PC saved ind ERCectegisteroder
 - Identifies causing instruction
 - Actually PC + 4 is saved
 - Handler must adjust

Exception Example

Exception on add in

```
40 sub $11, $2, $4
44 and $12, $2, $5
48 or $13, $2, $6
40 Assignment Project Exam Help
50 slt $15, $6, $7
54 Twhttps://powsoder.som
```

. . .


Add WeChat powcoder

Handler

```
80000180 sw $25, 1000($0)
80000184 sw $26, 1004($0)
```


...

Exception Example



Chapter 4 — The Processor — 136

Exception Example



Multiple Exceptions

- Pipelining overlaps multiple instructions
 - Could have multiple exceptions at once
- Simple approach: deal with exception from earliest Amistracetto Project Exam Help
 - Flush subsaggent pinstructionsm
 - "Precise" exceptions
- In complex pipelines
 - Multiple instructions issued per cycle
 - Out-of-order completion
 - Maintaining precise exceptions is difficult!

Imprecise Exceptions

- Just stop pipeline and save state
 - Including exception cause(s)
- Let the handler work out
 - Which instruction (s) had exceptions
 - Which to remple to archief com
 - May require "manual" completion
- Simplifies hardware, but more complex handler software
- Not feasible for complex multiple-issue out-of-order pipelines