EECS 370 Final Exam Winter 2019

Notes:

- Closed book.
- You are allowed one cheat sheet (notes on both sides allowed)
- 13 problems on 19 pages. Count them to be sure you have them all.
- Calculators without wireless are allowed, but no PDAs, Portables, Cell phones, etc.
- This exam is fairly long; don't spend too much time on any one problem.
- You have **120 minutes** for the exam.
- Some questions may be more difficult than others. You may want to skip around.
- Show your work to get partial credit.
- Write legibly and dark enough for the scanners to read your work.

write your Anganigh misentviller of the Exam Help

You are to abide by the University of Michigan/Engineering honor code. Please sign below to signify that you have here the beauty of Michigan/Engineering honor code. Please sign below to signify that you have here the beauty of Michigan/Engineering honor code. Please sign below to signify that you have here the beauty of Michigan/Engineering honor code.

I have neither given nor received aid on this exam, nor have I concealed any violations of the Honor Code.

Signature:	Add Weenat poweoder
Name:	
Uniqname:	
First and last name	e of person sitting to your right (write the symbol \perp if at the end of a row):
First and last name	e of person sitting to your left (write the symbol \perp if at the end of a row):

Problem 1. Warm-Up

n the ENTIPE hubble of

Points: ___/10

Specify whether statements **a-j** are True or False. **Completely fill in the ENTIRE bubble** of your selected answer.

		True	False
a)	CISC has higher CPI than RISC in the common case.	True	
b)	LRU cache replacement policy can help exploit temporal locality for a direct-mapped cache.	False	
c)	Tags in a physically addressed cache remain valid across a context switch.	True	
d)	Data hazards exist in a multi-cycle data path.	False	
e)	Increasing the number of stages in a pipeline data path will always decrease the execution the of a creatant X am	False Help	
f)	Increasing cache block size can reduce compulsory misses in a cache.	True	
g)	A multi-level page table can consume more space than a single-level page table.	True	
h)	A multi-level page table.	alse	
i)	Write-through caches can incur fewer writes to memory than write-back caches.	True/ False*	
j)	In the common case, a multi-level page table takes up more memory than a single-level page table.	False	

^{*}The question is ambiguous, as it does not explicitly state whether writes to memory occur byte by byte or not. If writes to memory were byte by byte, then a write through cache will have fewer writes in the case where only one byte is written to a block in the cache and the block size is 4. In a write through cache, this will be one write to memory, but in a write back cache, there will be 4, as the entire block must be written to memory upon eviction. Because of this, we will be accepting both answers. However, the answer to this question will be false if this question were to be asked on the exam, as we would provide the necessary stipulations.

Problem 2. Too Much Branching!

Points: ___/6

A C program has three branches. Their outcomes in an execution is listed below:

B1	NT	NT	NT	NT	Т	
B2	NT	Т	NT	NT	NT	Т
В3	Т	Т	Т	Т		

a) Assume static prediction, where a compiler decides whether a branch is predicted **always** T or NT. Determine the optimal decision and mispredictions for the above execution.

	B1	B2	В3
T or NT?	NT	NT	Т
# Mispredictions	1	2	0

b) Assume each branch is dynamically predicted using a local 2-bit saturating counter for each branch. Assume counters are initialized to weakly taken. Determine mispredictions.

	https:	://pow	coder.	com
# Mispredictions	2	4	0	
Add WeChat powcoder				

- c) Consider a processor with 20 pipeline stages.
 - 20% of instructions executed are branches
 - Branch prediction accuracy is 96%.
 - Branches are resolved in stage 7
 - CPI is 1 in the absence of branch mispredictions

Calculate the CPI. Show your work.

CPI: ___1 + (0.2) (0.04) 6_= ____1.048_____

Problem 3. Architecting a Cache

Points: ___/3

Consider a program that copies one large array (> 1000 words) into another:

∀ i(destination[i] = source[i])

Cache is direct-mapped and uses allocate-on-write policy. Its size is 256 words. Determine configuration for data cache that would perform the best for this program. Assume both arrays are cache-block aligned, and that all cache blocks are evicted before the program terminates.

(a) Select a block size (in words): I. 1

II. 64

III. 128

IV. 256

Larger the block higher the spatial locality for this program. However, for a block of size 256 words which is same as cache size, every accesses after the first access to a cache block would be a conflict miss.

(b) Select the write policy:

Assignment by Color Exam Help

III. Don't care. Both would result in same number of writes.

Write-back typically has the prites to we find the word of the program, due to perfect spatial locality, and no temporal locality, both would result in same number of writes. We will accept both write-back and don't care. If we are counting the number of bytes written to memory, then write-back and write through have the property of bytes time are counting the number of writes to memory, write back is better.

Problem 4. Hazards

Points: ____/8

Assume the 5-stage LC2K pipeline discussed in class. Assume that the register file supports internal forwarding, but the pipeline has **NO** hazard detection and **NO** data forwarding.

- a) Draw the RAW (read-after-write) data dependencies for the following LC2K program.
- b) Reorder instructions and insert no more than one noop to ensure correct execution. When you reorder an instruction, don't change its number. Use "N" for noop's number.

# Instruction	# Instruction
1. add 1 2 3 2. add 2 4 6 3. lw 0 1 loc1 4. sw 6 1 loc2 5. nor 3 2 2 6. nor 4 2 1	1 add 1 2 3 2 add 2 4 6 3 lw 0 1 loc1 5 nor 3 2 2 N noop 4 sw 6 1 loc2 6 nor 4 2 1

RAW: 2->4 (reg 6), 3->4 (reg 1), 5->6 (reg 2)

Problem 5. Pipeline Design

Points: /5

Assume the 5-stage LC2K pipeline discussed in class. Say we unify the instruction and data memory into one. We provision one read/write port that allows only one read or write to the unified memory in any cycle.

Answer the following questions assuming we use **detect-and-stall** to resolve this new structural hazard. Completely fill the bubbles.

a) List the instruction(s) that can cause the new hazard. Justify in one sentence.

Instructions: ____lw, sw__ Assignment Project Exam Help
Only instructions that can read/write to memory (w, sw) can cause a hazard as they conflict with

instruction fetch that also reads from memory.

https://powcoder.com

b) What is the earliest pipeline stage when we can detect the new hazard for an instruction? Justify in one sentence Add WeChat powcoder

Stage: ___IF or ID*____

Check if opcode is lw or sw in the ID stage.

c) Which stage should we insert a bubble (noop) to resolve the new hazard? Justify in one sentence.

Stage: IF or IF/ID

Fetch stage cannot read an instruction from memory when there is a lw/sw in MEM stage. Hazard resolved by inserting noop into IF/ID latch.

^{*} Technically, since the question does not restrict the addition of extra hardware and the instruction is already available in the IF stage, decode logic can be added to detect the hazard in the IF stage

Problem 6. JALR Pipeline Design

Points: ___/5

Answer the following on resolving control hazards due to the jalr instruction in the standard 5-stage LC2K pipeline.

	Action
jalr regA regB	[regB] = PC + 1; PC = [regA];

a) What is the earlies stage we can resolve the larger for Fatt and update the PP? Explain briefly. Assume that latency of write to PC is negligible.

Stage: _*__ https://powcoder.com

*Because the question does not specify whether additional hardware can be added, it is ambiguous. Technically the answer bean stap over for the prause of this ambiguity, we will be taking any answer.

- b) Direction prediction accuracy for jalr is <u>higher/better/easier etc.</u> than beq.
- c) Can branch target buffer (BTB) be used to predict target of jalr? Answer either yes or no statements.

Yes, we can. But, compared to beq, there is one significant difference

Target (PC + 1 + offset) for a beq is a constant. But jalr's target ([regA]) can change across its different instances. Therefore, target prediction for jalr can be wrong, and must be checked when jalr resolves the target.

	No, we cannot. B	ecause compare	d to beg, the	ere is one sigi	nificant difference
--	------------------	----------------	---------------	-----------------	---------------------

n/a

Assignment Project Exam Help https://powcoder.com Add WeChat powcoder

Problem 7. Performance

Points: ____/10

Assume 5 stage pipeline discussed in class. Assume data-forwarding to EX stage and register internal forwarding. Consider a program with the following mix of instructions:

Opcode	%
add/nor	5
lw	50
SW	25
beq	20

Assume 70% of branches are predicted correctly. Consider the following abstract instruction sequence to represent all loads and its following instructions: lw; l1; l2; l3. Assume the following: Assignment Project Exam Help

• 25% of all loads are followed by an instruction (I1) dependent on that load.

- 30% of all loads are followed by an instruction (I1) that is NOT dependent on that load, but the next water (I2) is dependent on that load, but the next water (I2) is dependent on that load, but the next water (I2) is dependent on that load.
- 10% of all loads are followed by two instructions (I1 and I2) that are NOT dependent on that load, but the instruction following those two (I3) is dependent on the load WeChat powcoder
- a) What is the CPI? Show your work.

```
CPI = 1 + branch_hazard_penalty + load_data_hazard_penalty
= 1 + (0.2) (0.3) (3) + (.5) (.25) (1)
= 1 + 0.18 + .125
= 1.305
```

b) Now assume that branches are resolved in the EX stage and that the MEM stage takes two cycles (loads and stores don't finish until the end of the second MEM stage). What is the CPI?

```
CPI = 1 + branch_hazard_penalty + load_data_hazard_penalty
= 1 + (0.2)(.3) (2) + 0.5 (.25 * 2 + 0.3 * 1 )
= 1 + 0.12 + .4
= 1.52
```

Problem 8. Performance II

Points: ___/8

Points: /12

Consider a system with a unified data and instruction cache. The virtual memory system is a single-level page table system. Assume that the system uses a **virtually addressed** cache.

Consider the latencies and hit rates for different accesses below. Assume TLB hits will **not** cause a page fault.

TLB hit rate: 99%Cache hit rate: 90%

• Page fault rate: 0.05% of **total memory accesses** (loads and stores)

TLB lookup: 1 cycleCache Access: 1 cycle

• Memory Access: 60 cycles (does not include cache access)

• Disk Access: 60,000 cycles (does not include cache or memory access)

Note: Assignment Project Exam Help

TLB and cache are not accessed in parallel

• All accesses are **sequential**, (i.e. accessing cache and memory takes 60 + 1 cycles)

• The page table stations binned in the page table of tab

• Upon retrieval from cache, main memory, or disk, the data is sent immediately to the CPU. Assume other updates occur in parallel with no impact on performance.

(a) Determine how many cycles it will take to access data that lives in a particular physical location. Note, some of the locations may have two answers. Make sure to include all possible answers. Show your work.

Physical Location	Cycles
Cache	1
Main Memory	62 (if TLB hit), 122 (if TLB miss)
Disk	60,062

(b) Calculate the average memory access time (AMAT). Show your work.

$$1 + .10 \{ 1 + .99 (60) + .01 [60 + .50 (60) + .50 (60000)] \}$$
 AMAT = 37.13 cycles

Consider a byte-addressable system with 16-bit addresses, and a cache with the following configuration:

Cache size 64 bytes
Block size 8 bytes
Set associative 2-way
LRU replacement policy

• Write-back, allocate-on-write

Assume the cache is initially empty with all tags set to 0.

Simulate the cache for the following memory trace. Addresses are already divided into <a href="t

Determine accesses that are misses. For misses, determine its type (compulsory, capacity, conflict), and the tags of blocks that are evicted.

A complete Argy ig / numerital Projection Exam Help

Tag	Set Index	Block Offset	Hit or Miss?	Type of Miss	Tag of evicted block (if applicable)
AB	0	7	Miss	Compulsory	
AB	1	1	Mdd WeC	hatupowcod	er
ВВ	1	2	Miss	Compulsory	
AB	0	3	Hit		
1B	0	0	Miss	Compulsory	
EF	0	1	Miss	Compulsory	AB
AB	1	2	Hit		
AB	0	3	Miss	Conflict	1B
2F	1	5	Miss	Compulsory	BB
ВВ	1	1	Miss	Conflict	AB

Problem 10. What's the Ca(t)che?

Points: ____/15

Consider the following memory trace with addresses and cache hit/miss outcomes. Assume a 8-bit byte-addressable system with a cache of size 64 bytes. Assume LRU, if needed. Determine the cache configuration. Justify. **Guesses without justification will not receive credit.**

Access# Address Outcome

- 1. 0x04 Miss
- 2. 0x25 Miss
- 3. 0x05 Hit
- 4. 0x47 Miss
- 5. 0x26 **Hit**
- 6. 0x06 Miss
- 7. 0x00 Miss

Block Size?	4 bytes
Associativity?	Direct-mapped
Number of sets?	16

Assignment Project Exam Help
Justify your block size using following constraints. You may NOT need all of them.
(State all block sizes in powers of 2)

Circle one relations://powcoder.com

Block size is \geq 4 bytes because memory access #5 is a <u>hit</u> Add WeChat powcoder

Block size is < 8 bytes, because memory access # 7 is a miss

The above access are just an example of possible answers. There may be other answers.

Therefore, block size must be = __4___bytes

Correct, but redundant constraints:

Block size is \geq 2 bytes, because memory access # 3 is a <u>hit</u> Block size is \leq 2^6 bytes, because memory access # 2 is a <u>miss</u>

Block size is < 2[^]7 bytes, because memory access # 4 is a <u>miss</u> Block size is < 2[^]6 bytes, because memory access # 6 is a miss

block size is \ 2 0 bytes, because memory access # 0 is a iniss

Justify your associativity using following constraints. You may NOT need all of them.

Circle one relation

Associativity cannot be = 2-way, because memory access # 5 is a hit

Associativity cannot be ≥ 4-way, because memory access # 6 is a miss

unigname:						

There is no counterexample for 1-way

Assignment Project Exam Help https://powcoder.com Add WeChat powcoder

Problem 11. Multi Level Page Table	Points:/8
------------------------------------	-----------

Consider the	following	system
--------------	-----------	--------

- Byte-addressable with 48-bit virtual addresses.
- 64MB of RAM installed.
- Page size: 2 KB
- Three level page table
- A second level page table occupies 1 page.

A third level page table occupies 1 page.

Size of first level page table is not specified.

- Assume each page table entry has 4 control bits and a physical page number.
 All page table entries must occupy a minimal power of 2 number of bytes.
- a. Physical address

a.	Filysical addicess	
	 Size of physical address 	26 bits
	ii. Size of page offset	11 bits
	ii. Size of page offset iii. As sign in page funder oject	Exam Helm bits
		Zham Heip
b.	Third level pade tables a . //novercodo	room
	Third level page tables / powcode	I.COIII AR

i. Size of a page table entry

ii. Number of entries

Size of index dead WeChat powcoder

512

9 bits

c. Second level page table

i. Size of a page table entry
ii. Number of entries
iii. Size of index
4 B
512
9 bits

d. First level page table

i. Size of a page table entry
ii. Size of index
iii. Number of entries
iv. Size of one first level page table (in bytes)
v. How many pages does the first level page table occupy?

Assignment Project Exam Help https://powcoder.com Add WeChat powcoder

Problem 12. VM Simulation

Points: /15

Physical Page # (PPN)

0x6

0x3

0x5

Consider the following system:

Virtual address space size : 1 KB Page size : 128 bytes Physical memory size : 8 pages Page replacement policy : LRU Page table entry size : 16 bytes

Byte addressable architecture

• Single-level page table

 Page table size : 128 bytes

Notes:

PPN: 2

On a page fault, the page table is updated before allocating a physical page. If more than one free page is available, the smallest physical page number is chosen. Physical page #0 is reserved for the operating system (OS). It cannot be replaced.

Project Exam

(a) Assume that a process with Process ID: 11 (PID: 11), has been running. The state of the physical memory is displayed below on the left. Complete the page table for this process on the right. https://powcoder.com [2 pts]

Memory Contents	Virtual Page #	Valid
Reserved for OS		cyu
Page Table of PID 11	0x1	0
	0x2	0
PID 11: VPN 4	0x3	0
	0x4	1
PID 11: VPN 5	0x5	1
PID 11: VPN 0	0x6	0
	0x7	0
	Reserved for OS Page Table of PID 11 PID 11: VPN 4 PID 11: VPN 5	Page Table of PID 11 Ox1 Ox2 PID 11: VPN 4 Ox3 Ox4 PID 11: VPN 5 PID 11: VPN 0 Ox6

(b) Say a new process (PID: 7) starts. Whi	ch physical page would its page table be stored in?
Assume the memory state in part (a).	[1 pt.]

(c) Complete the following table for the given sequence of virtual address requests. Assume that the memory state in part (a), and that space for page table for PID 7 has been allocated. [12 pts]


Time	Process ID	Virtual Address (VA)	Virtual Page # (VPN)	Physical Page # (PPN)	Page Fault? (Y/N)	Physical Address (PA)
0	11	0x28A	0x5	0x5	N	0x28A
1	7	0x28A	0x5	0x4	Y	0x20A
2	7	0x29B	0x5	0x4	N	0x21B
3	11	0x94	0x1	0x7	Y	0x394
4	11	0x200	0x4	0x3	N	0x180
5	7	Assignn	nent Pro	oject*Exa	m Hel	Ox37F
6	11	0x10	0x0	0x5	Y	0x290
	1	_				

https://powcoder.com
You may use the tables below as workspace (won't be graded).

Main	Wain Memory State Page Table of Process 7 Page Table of Process 11									
PPN	Memory Contents	ŁRU	VPN	Valid	PPN		VPN	Valid	PPN	
0x0	Operating System Data		0x0				0x0			
0x1			0x1				0x1			
0x2			0x2				0x2			
0x3			0x3				0x3			
0x4			0x4				0x4			
0x5			0x5				0x5			
0x6			0x6				0x6			
0x7			0x7				0x7			

Points: ___/15

Problem 13. Stack ISA



Consider the following stack-based ISA, where an instruction can only read/write to memory in the first and/or second position from the top of the stack.

Assume all instructions perform PC = PC + 1, unless specified otherwise.

Instruction	Operational Semantics						
pop Assign	nment Project Exam Help						
halt	stack.halt()						
pushi <u>immediate</u> h	ttps://spowcoder.com						
beq <u>immediate</u>	top = stack.pop() if top == 0: CC = VV+C sign Rend module COCCT						
load <u>immediate</u>	top = stack.pop() memAddr = top + signExtend(immediate) stack.push(memory[memAddr])						
store <u>immediate</u>	top = stack.pop() memAddr = top + signExtend(immediate) data = stack.pop() memory[memAddr] = data						
add sub nor sll slr	<pre>first = stack.pop();</pre>						
	sll: << slr: >>						
less	first = stack.pop(); second = stack.pop() if first < second: stack.push(1) else: stack.push(0)						

Translate the following C program into the new stack-based ISA assembly. Assume that variables i, j, and s, are stored at addresses 33, 34, and 35 (all decimals), respectively.

C Code		Stack-Based ISA Assembly Code					
if (i == 3) {	0 1		pushi load	0 i			
for (; s < 5; s += 2) { i += 2;	2 3 4		pushi sub	3 if or 9 or 14			
}	5	else	beq pushi	0			
else {	6	6136	load	j			
j *= 8;	7		pushi	=			
}	8		sll				
	9		pushi	0			
	10		store	j			
	11		pushi	0			
Assignment	Pro	oject Exa	amah He	end or 18 or 32			
	14	if	load	j			
http://m	15	raadan aa	pushi	2 or j			
nttps://p	106//	coder.co)4H I				
	17		pushi	0			
A 11 XX7.	18		store	j			
Add We	19 r	lat powc	oder	5			
	20		pushi	0			
	21 22		load less	S			
	23		beq	end			
	24		load	i			
	25		pushi	2			
	26		add	_			
	27		pushi	0			
	28		store	i			
	29		pushi	0			
	30		pushi	0			
	31		beq	for or -13 or 19			
	32	end	halt				
	33	i	3				
	34	j	2				
	35	S	0				

unigname:								
-----------	--	--	--	--	--	--	--	--

*Problem 13 will not be graded, and every submission will be given full credit. It fails to implement on line 3 of the C code and the load instruction on line 14 of the assembly code will cause an error if the branch on line 4 is taken.

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder