Name:

# Problem 1: True / False

1.1 In an LC2K 5-stage pipeline, the sw ins	truction will never be stalled due to data hazards.
<ul><li>○True</li><li>○False</li><li>○Not Assigned</li><li>1.2 In an LC2K 5-stage pipeline, the beq in</li></ul>	struction will never be stalled due to data hazards.
<ul><li>○True</li><li>○False</li><li>○Not Assigned</li><li>1.3 In an LC2K 5-stage pipeline, the beq in</li></ul>	struction will never cause later instructions to be stalled due to data hazards.
<ul><li>○True</li><li>○False</li><li>○Not Assigned</li><li>1.4 In an LC2K 5-stage pipeline, the lw inst</li></ul>	ruction will never be stalled due to data hazards.
<ul> <li>○True</li> <li>○False</li> <li>○Not Assigned</li> <li>1.5 When compared with availar Central</li> </ul>	on the same and a content of the con
<ul><li>○True</li><li>○False</li><li>○Not Assigned</li></ul>	https://powcoder.com and ling control hazards, a detect-and-stall scheme will not always result in fewer noops executed.
○Not Assigned	Add WeChat powcoder  where T indicates taken and N indicates not taken), when repeated for a long time, would be better predicted by a e-bit "last-time" predictor.
<ul> <li>○True</li> <li>○False</li> <li>○Not Assigned</li> <li>1.8 The branch pattern "TTTTNNNN" (one-bit "last-time" predictor, rather than a</li> </ul>	where T indicates taken and N indicates not taken), when repeated for a long time, would be better predicted by a two-bit saturating counter
<ul><li>○True</li><li>○False</li><li>○Not Assigned</li></ul>	
	redictor would outperform a two-bit saturating counter when predicting the branch pattern "T T T T N N N N" (where when repeated for a long time, would depend on the initial state of the predictors.

1.10 Incrementing through an array of 1000 integers and incrementing each of them once exhibits lower temporal locality than iterating through a 10 element array 100 times.
<ul> <li>○True</li> <li>○False</li> <li>○Not Assigned</li> <li>1.11 Incrementing through an array of 1000 integers and incrementing each of them once exhibits higher temporal locality than iterating through a 10 elementarray 100 times.</li> </ul>
<ul> <li>True</li> <li>False</li> <li>Not Assigned</li> <li>1.12 A direct mapped cache contains more tag storage than an associative cache with the same data storage capacity.</li> </ul>
<ul> <li>True</li> <li>False</li> <li>Not Assigned</li> <li>1.13 A direct mapped cache contains less tag storage than an associative cache with the same data storage capacity.</li> </ul>
<ul> <li>○True</li> <li>○False</li> <li>○Not Assigned</li> <li>1.14 If program A exhibits significantly more spatial locality than program B, then increasing the block size of a cache is generally expected to improve performance of program B</li> </ul>
Orue One Assigned One Assigned  One Assigned  In the performance of program A more than the performance of program Broject Exam Help One Assigned  In the performance of program A exhibits significantly more temporal ocality that program B, then increasing the brock size of a cache is generally expected to improve performance of program A more than the performance of program B.
<ul> <li>○True</li> <li>○False</li> <li>Add WeChat powcoder</li> <li>○Not Assigned</li> <li>1.16 If program A exhibits significantly more spatial locality than program B, then increasing the number of lines in the cache is generally expected to improve performance of program A more than the performance of program B.</li> </ul>
<ul><li>○True</li><li>○False</li><li>○Not Assigned</li></ul>
<ul> <li>1.17 Fully associative caches never have any capacity misses.</li> <li>True</li> <li>False</li> <li>Not Assigned</li> <li>1.18 Set associative caches never have any conflict misses.</li> </ul>
<ul> <li>True</li> <li>False</li> <li>Not Assigned</li> <li>1.19 Increasing the number of lines in a cache (while keeping everything else the same) is generally expected to decrease conflict misses.</li> </ul>
<ul><li>○True</li><li>○False</li><li>○Not Assigned</li></ul>

1.20 When compared with single-level page tables, multi-level page tables improve the latency of translations at the cost of increased storage.
<ul> <li>○True</li> <li>○False</li> <li>○Not Assigned</li> <li>1.21 When compared with single-level page tables, multi-level page tables decrease typical stoage costs at the expense of longer access times.</li> </ul>
<ul> <li>○True</li> <li>○False</li> <li>○Not Assigned</li> <li>1.22 Improving branch prediction accuracy will improve performance on multi-cycle machines.</li> </ul>
<ul> <li>○True</li> <li>○False</li> <li>○Not Assigned</li> <li>1.23 Improving branch prediction accuracy will improve performance on pipelined machines.</li> </ul>
<ul> <li>○True</li> <li>○False</li> <li>○Not Assigned</li> <li>1.24 Virtually addressed caches are typically faster to use than physically addressed caches when only a single process is running.</li> </ul>
○True  ○False ○Not Assigned Assignment Project Exam Help  1.25 Virtually addressed caches are typically slower to use than physically addressed caches when only a single process is running.
○True
Add WeChat powcoder Problem 2: Multiple Choice
2.1 Which of the following are advantages of the detect-and-stall scheme over avoidance regarding data hazards? (select all that apply):
<ul> <li>Detect-and-stall reduces the number of stalls due to data hazards when executing a program</li> <li>Detect-and-stall preserves backwards compatibility of programs on new processors</li> <li>Detect-and-stall reduces hardware complexity</li> <li>Detect-and-stall programs generally have fewer misses in the instruction cache</li> <li>None of the above</li> <li>Not Assigned</li> <li>2.2 Which of the following are advantages of the detect-and-stall scheme over avoidance regarding data hazards? (select all that apply):</li> </ul>
<ul> <li>Detect-and-stall reduces the number of stalls due to data hazards when executing a program</li> <li>Detect-and-stall programs generally have fewer misses in the instruction cache</li> <li>Detect-and-stall reduces hardware complexity</li> <li>Detect-and-stall preserves backwards compatibility of programs on new processors</li> <li>None of the above</li> <li>Not Assigned</li> </ul>

2.3 Which of the following are guarant (select all that apply):	reed <b>not</b> to increase after increasing the associativity of a cache (while keeping the total data storage size constant)?
<ul> <li>○Number of conflict mix</li> <li>○Number of capacity m</li> <li>○Number of compulsor</li> <li>○Clock period</li> <li>○None of the above</li> <li>○Not Assigned</li> <li>2.4 Which of the following may increase</li> </ul>	isses
<ul><li>○Number of conflict min</li><li>○Number of compulsor</li><li>○Number of capacity m</li><li>○Clock period</li><li>○None of the above</li><li>○Not Assigned</li></ul>	ry misses
_	ns would be considered an architectural change (i.e. a change in the ISA)? (select all that apply)
Olncreasing the amoun	Tennent Project Exam Help t of physical address space cathe the https://powcoder.com
<ul><li>○Increasing the numbe</li><li>○Increasing the amount</li><li>○Increasing the amount</li><li>○Adding an instruction</li><li>○None of the above</li><li>○Not Assigned</li></ul>	t of physical address space t of virtual address space
<ul> <li>○Virtually addressed ca</li> <li>○1st level page table</li> <li>○2nd level page table</li> <li>○TLB</li> <li>○None of the above</li> <li>○Not Assigned</li> <li>2.8 Which of the following structures at the contraction of the contractions and the contraction of the contractions are contracting at the contraction of th</li></ul>	che  are not indexed using <b>any</b> bits from a virtual address? <b>(select all that apply)</b>
<ul><li>○Virtually addressed ca</li><li>○2nd level page table</li><li>○1st level page table</li><li>○TLB</li><li>○None of the above</li><li>○Not Assigned</li></ul>	che

## Problem 3: Performance

For each performance optimization, indicate whether the performance is expected to improve by: decreasing CPI, decreasing the number of instructions executed, or decreasing the clock period (select all that apply):

3.1 Introducing a memory cache into a previously cache-less system
<ul> <li>Decreasing CPI</li> <li>Decreasing number of instructions executed</li> <li>Decreasing clock period</li> <li>Not Assigned</li> <li>3.2 Converting from a single-cycle machine into a 5-stage pipeline</li> </ul>
<ul> <li>Decreasing CPI</li> <li>Decreasing number of instructions executed</li> <li>Decreasing clock period</li> <li>Not Assigned</li> <li>3.3 Switching from using a static "predict-not-taken" branch predictor to a more accurate, dynamic predictor</li> </ul>
<ul> <li>Decreasing CPI</li> <li>Decreasing number of instructions executed</li> <li>Decreasing clock period</li> <li>Not Assigned</li> <li>3.4 Switching from avoidance to detect and-forward to handle data bazards</li> <li>Decreasing CPT</li> <li>Decreasing number of instructions executed</li> <li>Decreasing clock period</li> <li>Not Assigned</li> <li>https://powcoder.com</li> </ul>
Add WeChat powcoder

Problem 4: CPI

<ul><li>add (5%)</li><li>nor (15%)</li></ul>			
<ul><li>beq (20%)</li><li>lw (25%)</li></ul>			
• sw (35%)			
60% of the branches are taken. 10% of instructions th to a register have a dependent instruction after that.	at write to a register are foll	owed immediately by a dependent instruction, and 1% o	of instructions that write
For example, consider the sequence of instructions:			
Inst1 Inst2 Inst3			
The above implies that there is a 10% chance that Inst both Inst2 and Inst3 read the result of Inst1 (you shou		and a 1% chance that Inst3 reads the result of Inst1. Not are independent of one another).	e that it is possible that
	·	aken, exactly identical to the one discussed in lecture. Ca stribute to the CPI below for partial credit. We have filled	
Overall CPI :			
Description	CPI Contribution	(Additional comments, if needed)	
Base CPI	1		
Assignn	nent Proj	ject Exam Help	
incremented to PC+1 until a branch instruction reach	es the decode stage. When t	ken" scheme. In this pipeline, the PC of the fetched instruction is decoded, the IF stage is always of the processor?  Reage. Branch misprediction is decoded.	squashed, and the PC is
Overall CPI :			
Description Add	to Wie Cha	at poweoder	

Consider a program with the following instruction breakdown:

Overall CPI :		
Description	CPI Contribution	(Additional comments, if needed)

4.3 Pipeline C is identical to Pipeline A, but the decode stage is split into 2 stages (ID1 and ID2) and the execute stage is split into 2 stages (EX1 and EX2). The processor is still fully pipelined and can maintain a CPI of 1 under ideal circumstances with no hazards. All operands must be available before an instruction can enter the EX1 stage. Branches are resolved at the end of EX2, and mispredictions are handled during the MEM stage. What is the CPI of the new machine?

# Assignment Project Exam Help https://powcoder.com Add WeChat powcoder

Problem 5: Branch Prediction

Consider the following LC2K assembly code (which has been extended to allow a bitwise "AND" instruction):

	add	0	0	1	
	add	0	0	2	
	lw	0	3	three	
	lw	0	4	one	
	AND	4	4	5	
loop	beq	2	3	end	beq1
	lw	2	6	Stack	4 -
	AND	6	5	7	
if	beq	7	4	inc	beq2
	beq	0	0	endif	beq3
inc	add	1	4	1	
endif		2	4	2	
CHUCI					
	beq	0	0	loop	beq4
end	halt				
three	.fill	3			
one	.fill	1			

Assume Stack is pointing to a 5 element array consisting of {5, 7, 12, 11, 9} (where 5 is in the smaller address and 9 is in the larger address). This code is run on a processor where every branch instruction is assigned its own 2-bit saturating counter for the purposes of branch prediction, and every counter is initialized to "weakly taken".

Fill out the table below indicating the state of the predictor before the branch is resolved, its prediction, and the actual result of the branch. If a branch is not executed 5 times, leave the later entries blank. We have filled in the first column for beq1 already.

### 5.1 Table for beq1 0 Iteration State Prediction Т Assignment Project Exam Help Result 5.2 Table for beg2 https://powcoder.com Iteration State Prediction Add WeChat powcoder Result 5.3 Table for beq3 2 3 Iteration State Prediction Result 5.4 Table for beq4 Iteration State Prediction Result

Consider a system with the following parameters:
• 30 bit address space
● 1 GB of physical memory
● 2 KB pages
● 4 B page table entry size
6.1
How many physical pages are there?
How many virtual pages are there?
How large would a single level page table be, in bytes?
If we were to design a multi-level page table where every page table was required to fit in a single page, how many levels would be needed when all virtual pages are in use?  6.2 Use the below space to show any calculations made
Assignment Project Exam Help https://powcoder.com
6.3 How many bits would be needed to index into each level page table, and how much storage would each level occupy? Leave unused levels blank.
Number of bits used for in the label Compressing a least of all the level
Level 2
Level 3
Level 4

# Problem 7: Caches

Consider a direct mapped cache that is 2-way set associative, has 16 bytes of data storage, 4 byte blocks and is write-allocate. There is a 16-bit, byte addressable, virtual address space. Evictions are done based on an LRU scheme. Loads and stores are to one byte values. For the following memory addresses, indicate the tag, set index, and block offset, whether it is a "Hit" or a "Miss", and for misses, what type of miss it is ("compulsory", "capacity", or "conflict").

Address	Туре	Tag	Set Index	Block Offset	Hit or Miss	Miss Type
0xE7	Load					
0x35	Load					
0x12	Load					
0xE6	Store					
0x1D	Store					
0x34	Load					
0xE5	Store					
0x1B	Load					
0xE3	Store					
0x11	Store					

7.2 How many bytes are read from / written to memory when using a write-back policy?
Bytes written:
Bytes read:
7.3 How many bytes are read from / written to memory when using a write-through policy?
Bytes written:
Assignment Project Exam Help
https://powcoder.com

# Problem 8: Caches Part Two

Consider two cache designs (A and B), each of which has 8 lines, stores a total of 32 bytes of data, and is write-through. They differ in their associativity: cache A is direct-mapped, while cache B is two-way set associative with LRU replacement. The system has a 32-bit, byte addressable memory system, and the cache is initially empty.

Add WeChat powcoder

8.1 What is the total storage needed (in b	its) for storing overhead (i.e. non-data) bits in cache A?	

8.2 Use the belo	w space to show any calculations made
8.3 What is the	otal storage needed (in bits) for storing overhead (i.e. non-data) bits in cache B?
Answer :	bits
	bits
	bits w space to show any calculations made
	Assignment Project Exam Help

is the shortest seq	uence of addresses (written in hex) that would result in a MISS when loading from cache A, but a HIT in cache B? If no sucl
exists, write "N/A" i	nstead.
	Assistant Project Evens Help
	Assignment Project Exam Help
4	
	Assignment Project Exam Help https://powcoder.com
	https://powcoder.com