

EECS 370 Final Exam Fall 2018 SOLUTIONS

Notes:

- Closed book.
- You are allowed one cheat sheet (notes on both sides allowed)
- 10 problems on 16 pages. Count them to be sure you have them all.
- Calculators without wireless are allowed, but no PDAs, Portables, Cell phones, etc.
- This exam is fairly long; don't spend too much time on any one problem.
- You have 120 minutes for the exam.
- Some questions may be more difficult than others. You may want to skip around.
- Partial Chedit Gilled Help il words & Csholin Xam Help
- Write legibly and dark enough for the scanners to read your work.

Write your uniquament the time project of the time project of the time project of the time of time of the time of time of the time of the time of time

You are to abide by the University of Michigan/Engineering honor code. Please sign below to signify that you have kept the honor code pledge:

Add WeChat powcoder

I have neither given nor received aid on this exam, nor have I concealed any violations of the Honor Code.

| Signature: | | |
|---------------------|----------------------------------------------------------------------|--------------------------|
| Name: | | |
| Uniqname: | | |
| First and last name | e of person sitting to your right (write the symbol ⊥ | if at the end of a row): |
| First and last name | e of person sitting to your left (write the symbol \perp if | at the end of a row): |
| | | |

Points: ____/13

Problem 1. True / False

| | _ | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------|
| | True | False |
| a. A 4-bit 2's complement number can represent values [-8, 8]. | 0 | |
| b. Branch prediction with our 5-stage pipeline will always have a lower CPI than detect and stall. | 0 | • |
| c. Caller and callee save registers are not defined by the hardware architecture. | • | 0 |
| d. Sign extension can be used on both loads and stores to preserve the sign (negative or positive) of data. | 0 | • |
| e. The number 1.0 * 2^(-127) cannot be represented in 32-bit IEEE-754 floating point format. | | 0 |
| f. When an integer is loaded from memory into a register, and endian-ness defines the order bytes are placed in the register. | Help | 0 |
| g. A control ROM is sequential logic, not combinational. | 0 | |
| h. Function parameters passed in memory are always stored on the stack. | • | 0 |
| i. LRU is a concept and a maximum termoral ipolitical concept and a maximum termoral ipolitical concept and a maximum termoral ipolitical concept and a maximum termoral in the concept | r o | • |
| j. The relocation table of an object file contains the location of references to symbols in the text section that have to be fixed up during linking. | • | 0 |
| k. Write-through, no-allocate caches make better use of temporal locality than write-back, write-allocate caches. | 0 | • |
| I. The virtual address space is limited in size by the amount of physical memory (DRAM) on a computer. | 0 | • |
| m. Adding an extra stage to a pipelined processor will greatly increase the CPI of a 100,000 instruction test bench. Assume the clock period, number of hazards, and stalls due to hazards are unchanged. | 0 | • |

Problem 2: LC2K Assembly

Points: ___/15

Convert the following C-code to LC2K assembly. For the assembly code, assume all registers are initialized to 0 and the arrays arr1 and arr2 are stored somewhere else in memory.

Hints:

- ind1 \rightarrow R3, ind2 \rightarrow R4, num \rightarrow R5, 2147483647 == 0x7FFFFFFF
- To do X < Y comparison in assembly, compute -Y; add X + (-Y); extract the signbit of X Y and compare to 0.

| C-code | | LC2K assembly | | | | | |
|-------------------------------------|-----|---------------|---------------------|------------|-------------|---------------------|--|
| int size = 5; | 0 | | lw | 0 | 1 | one | |
| int arr1[5] = $\{1, 3, 5, 7, 9\};$ | 1 | | lw | 0 | 2 | size | |
| int arr2[5] = $\{2, 4, 6, 8, 10\};$ | 2 | while | add | 2 | 2 | 7 | |
| <pre>int dest[10];</pre> | 3 | | beq | 5 | 7 | end | |
| int ind1 = 0, ind2 = 0; | 4 | if | beq | 4 | 2 | <u>true</u> | |
| Assignment Proje | e¢t | Exa | $\prod_{p \in A} I$ | Help | O_{6}^{2} | <u>else</u> arr1 | |
| while (num != (size * 2)){ | 7 | | lw | 4 | 7 | arr2 | |
| if (ind2 == size //poyyyo | | * 00 | nor | 7 | 7 | 7 | |
| if (ind2 == sizetps://powc | Jac | ri.CO | add | 1 | 7 | 7 | |
| arr1[ind1] < arr2[ind2])) { | 10 | | add | 6 | <u>7</u> | 6 | |
| dest[num] = Arn[int] eChai | 11 | | | 0 | 7 | mask | |
| ind1++; Aud WeCha | | ywc | | <u>6/7</u> | <u>7/6</u> | 6 | |
| num++; | 13 | | beq | 6 | 0 | <u>true</u> | |
| } else { | 14 | else | lw | 4 | 6 | arr2 | |
| <pre>dest[num] = arr2[ind2];</pre> | 15 | | SW | <u>5</u> | 6 | dest | |
| ind2++; | 16 | | add | 1 | 4 | 4 | |
| num++; | 17 | | add | 1 | 5 | 5 | |
| } | 18 | | beq | 0 | 0 | <u>while</u> | |
| } | 19 | true | lw | 3 | 7 | arr1 | |
| | 20 | | SW | 5 | 7 | <u>dest</u> | |
| | 21 | | add | 1 | 3 | 3 | |
| | 22 | | add | 1 | 5 | 5 | |
| | 23 | | beq | 0 | 0 | <u>while</u> | |
| | 24 | end | halt | | | | |
| | 25 | one | .fill | | | | |
| | 26 | size | .fill | | | | |
| | 27 | mask | | 21474 | 83647 | | |
| | 28 | dest | .fill | 0 | | | |
| | | • • • | | | | | |

Points: /10

Problem 3: Repeat Performance

You are given a benchmark test case with the following makeup:

20% beg 30% lw 10% noop 10% sw 30% add

Assume noop takes 2 cycles in multicycle datapath. In this benchmark, for a pipeline datapath, assume *detect-and-stall* is used for all data hazard resolution and *speculate-and-squash* is used for all control hazard resolution. Also, note that:

- 40% of the beg instructions are incorrectly predicted
- 30% of the lw instructions are immediately followed by a dependent instruction
- 30% of the add instructions are immediately followed by a dependent instruction

Memory Read: 15 ns Memory Write: 20 ns Register read/write: 10 ns

ALU: 5 ns All other operations: 0 ns

Assume that there is internal register forwarding, the pipeline has five stages, and instructions are read from memory.

- a. What is the clock period (in nanoseconds) for the following datapaths?

 Your answers must be numbers, **not** numeric equations.
 - Single https://poweoderocom

Multicycle: 20ns

Add We Chat powcoder

b. What is the CPI of the benchmark on the following datapaths?

Your answers may be numeric equations. Simplify them as much as possible.

• Single Cycle: 1 CPI

• Multicycle: 4.1 CPI = 2(0.10) + 4(0.60) + 5(0.30)

• Pipelined: 1.6 CPI = 1 + 3(0.20)(0.40) + 2(0.60)(0.30)

c. A new memory upgrade comes out that reduces the latency of memory reads to 5 ns. All other latencies are unchanged. Now what is the clock period (in nanoseconds) for the following datapaths?

Your answers must be numbers, **not** numeric equations.

• Single Cycle: 40ns (sw: 5 + 10 + 5 + 20)

Multicycle: 20ns

• Pipelined: 20ns

Problem 4. Detecting Hazards in LC2K

Points: /15

We decide to use the following program as a benchmark for our 5-stage LC2K pipeline. Our pipeline uses detect-and-forward to handle data hazards and speculate and squash (predict not-taken) to handle control hazards.

```
1
           lw
                  0
                           1
                                   posOne # Load +1 into reg 1
 2
           lw
                  0
                           2
                                            # Load a into reg 2
 3
           lw
                  0
                           3
                                   b
                                            # Load b into reg 3
                           3
 4
    loop
                  2
                                   end
                                            # If a == b, then branch
           beq
 5
           nor
                  2
                           2
                                   4
                                            # Negate a (i)
 6
           add
                  4
                           1
                                   4
                                            # Negate a (ii)
 7
                           3
           add
                  4
                                   5
                                            # Calculate b - a
 8
           lw
                  0
                           6
                                            # Determine if a > b (i)
                                   mask
 9
                                   5
                  5
                           5
                                            # Determine if a > b (ii)
           nor
                                            # Determine if a > b (iii)
10
           nor
                  6
                  5
11
           nor
                                             Determine if a > b (iv)
12
           beq
                                                   <= b, then 👆 🙀 ncl
13
14
           add
                                            # Negate b (ii)
15
           add
                           4
                                   2
                                            # Set a = a - b
16
           beq
17
           add
   less
18
           beq
19
                                            # Store a into memory
20
           halt
   posOne .fill
21
                  -32768
                                            # 0x8000
22
   mask
           .fill
23
           .fill
                  18
24
           .fill 12
25
    result .fill 1
```

a. How many stall cycles are added due to data hazards throughout the lifetime of the program?

1 cycle

b. How many stall cycles are added due to control hazards throughout the lifetime of the program?

12 cycles

- c. This benchmark executes 30 instructions in total. How many cycles does this program take to execute (including stall cycles and loading the pipeline)?
 1 + 12 + 30 + 4 = 47 cycles
- d. Given that this benchmark executes 30 instructions, what is the CPI of this benchmark?

47/30 = 1.57 CPI

e. Write two lines we could swap with each other to reduce the total number of stalls that would occur due to data hazards.

Problem 5. Do You C What I C?

Points: ____/15

Consider an 8-bit byte-addressable architecture that uses a 32-byte, 2-way set-associative cache with a block size of 8 bytes. The cache is initially empty, and uses LRU replacement policy.

Fill out the following table for the given sequence of memory accesses. If the access is a hit, fill in the "Hit" bubble. If the access is a miss, indicate the type of miss (Compulsory / Capacity / Conflict) by filling in the bubble in the correct column.

| | | | Misses | | |
|-------------------|--------|------------------|----------------|-----------------|------|
| Address | Hit | Compulsory | Capacity | Conflict | |
| 0x3E | 0 | • | 0 | 0 | |
| 0xAE | .0 | • | 0 | 0 | T 1 |
| _{0x3C} A | ssignm | ient Pro | jest E | xam F | lelj |
| 0x35 | Bttp | g./how | coder | com | |
| 0xB3 | o | 3.// DU W | O | 0 | |
| 0x77 | Add | l WeCh | at b ov | vc o der | • |
| 0x30 | 0 | 0 | Ó | | |
| 0x7F | 0 | • | 0 | 0 | |
| 0xAF | 0 | 0 | • | 0 | |
| 0x70 | • | 0 | 0 | 0 | |
| 0xB4 | 0 | 0 | • | 0 | |

Problem 6. Level Three

Points: ___/15

Consider a 64-bit byte-addressable system that supports virtual memory with the following specifications:

- A page is 2 KB.
- The page table is hierarchical with 3 levels.
- The first-level occupies 4 pages of memory.
- Each second-level occupies 8 pages of memory.
- A page table entry is 8 B and is the same for all levels.
- 32 GB of physical memory is installed.
- Virtual addresses are 64 bits
- 1. How many bits are used for the page offset?

Ans: 11 bits

2. How many virtual pages exist in this system? How many physical pages exist?

Assignment Project Exvator Help 253 pages

Physical Pages: 2²⁴ pages

3. How many bits in a virtual addless are used to much the first-level page table?

Add WeChat powcoders

4. How many bits in a virtual address are used to index a second-level page table?

Ans: 11 bits

10 bits

5. How many bits in a virtual address are used to index a third-level page table?

Ans: 32 bits

6. How much memory does this page table system occupy in the worst case? Express your final answer **in bytes** and in powers of 2. Do not simplify (e.g. if your answer is $2^x + 2^y$, leave it at that).

Ans: 213 + 224 + 256 B

7. If this system used a single-level page table instead of a three-level page table, how much memory would it occupy? Express your final answer in bytes and in powers of 2. Do not simplify (e.g. if your answer is 2^x + 2^y, leave it at that).

Ans: **2**⁵⁶ **B**

Problem 7. Historical Eviction

Points: ___/20

It's 1987 and Apple has just released the Macintosh II featuring a Motorola 68030 processor. The 68030 contains a state of the art *64 byte data-cache* and uses *byte-addressable memory*. Having taken 370, you know there's more to cache design than just size, so you write a C program to help you determine the block size, number of blocks per set, and number of sets in the cache. Assume all variables other than the data[] array are stored in registers and that the cache has been cleared before each call to miss rate(...).

a. In order to test your code, you first run it on a 32 B fully-associative cache with 8 B blocks. You set the CACHE SIZE macro to 32. Fill in the miss rate for each stride in the following table only answers in the table will be considered. Fractions are OK.

| Stride | Miss Rate |
|--------|-----------|
| 1 | 0.125 |
| 2 | 0.25 |
| 4 | 0.5 |
| 8 | 1 |
| 16 | 0.125 |
| 32 | 0.125 |

b. You now run your program on the Motorola 68030 processor with a *64 byte data-cache*. You set the CACHE SIZE macro to 64 and collect the following data:

| Stride | Miss Rate | |
|--------|-----------|-----------------------|
| 1 | 0.25 | |
| 2 | 0.50 | |
| 4 | 1.00 | |
| 8 | 1.00 | |
| 16 | 1.00 | |
| 32 | Assignm | ent Project Exam Help |
| 64 | 0.25 | |

https://powcoder.com


Fill in one bubble condete woelch question powcoder

| | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
|---------------------------------------|----|----|----|---|---|---|---|
| What is the block size in bytes? | 0 | 0 | 0 | 0 | | 0 | 0 |
| What is the number of blocks per set? | 0 | 0 | 0 | 0 | 0 | • | 0 |
| What is the number of sets? | 0 | 0 | 0 | • | 0 | 0 | 0 |

Points:

/20

Problem 8. Modified Pipeline Datapath



We once again want to upgrade our datapath to run the new LC2K instruction madd.

To accommodate this new instruction, the pipeline has been expanded to 6 stages: Fetch, Decode, Fxacute1, Menery, Ratute0 W.CodeT

- a. What values from the EX1/MEM pipeline registers and Data memory need to be sent to the MEM/EX2 pipeline register in order to allow for correct execution?
 - Select up to four connections to be made to the MEM/EX2 stage
 - Fill in the bubble next to any values you want to send to MEM/EX2

| ALUresult | |
|-----------|---|
| valB | • |
| mdata | |
| eq? | 0 |
| target | 0 |

| uniqr | name: | | | | | |
|-------|-------|--|--|--|--|--|
| | | | | | | |

- b. Using the values you assigned in part a, make connections to the components in the Execute2 stage and the WriteData block in the EX2/WB pipeline register.
 - Up to 4 connections can be made to MUX (may not need all)
 - Up to 2 connections can be made to ALU (may not need all)
 - Possible connections are ALUout, MUXout, and any connections you made in part a.

| ALUout | _to MUXin | <u>mdata</u> | to ALUin |
|-----------|-----------|--------------|---------------------|
| ALUresult | _toMUXin | valB | to ALUin |
| mdata | _toMUXin | | |
| | to MUXin | MUXout | to WriteData |

c. Assuming all connections are correctly done (independent of part a/b), fill out the timing diagram for the following program. Assume data hazards are handled using detect-and-forward, with stalls are inserted when necessary. Use the symbol * for stalls.

Assignment Project Exam Help

add 1 2 3 # add1
madd 0 3 ten # madd
add halt
five .fill 5

 $_{\scriptsize \text{seven}}^{\scriptsize \text{six}}$.fill $_{\scriptsize \text{fill}}^{\scriptsize \text{fill}}$ $_{\scriptsize \text{eight}}^{\scriptsize \text{fill}}$.fill $_{\scriptsize \text{8}}^{\scriptsize \text{foll}}$

nine .fill 9 ten .fill 10

| Cycle | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
|-------|----|----|-----|-----|---------|-----|---------|---------|-----|-----|---------|---------|-----|----|----|
| lw1 | IF | ID | EX1 | MEM | EX2 | WB | | | | | | | | | |
| lw2 | | IF | ID | EX1 | ME M | EX2 | WB | | | | | | | | |
| add1 | | | IF | * | ID | EX1 | ME M | EX2 | WB | | | | | | |
| madd | | | | | IF | ID | EX1 | ME M | EX2 | WB | | | | | |
| add2 | | | | | | IF | * | * | ID | EX1 | ME M | EX2 | WB | | |
| halt | | | | | | | | | IF | ID | EX1 | ME M | EX2 | WB | |

Problem 9. Virtual Memory + Data Cache

Points: ___/15

- A. Consider a system with the following specs:
 - 1 MB physical memory
 - o 32-bit virtual address
 - Single-level Page Table
 - 64 KB page size
 - o 64 KB Data-cache
 - Direct Mapped
 - 4 KB block size

Assignment Peroject Exam Help

- ° https://powcoder.com
- o Set Index: 0x
- Add fis We Chat powcoder
- b. Physically addressed data-cache
 - Tag: 0x7
 - Set Index: 0x5
 - Block Offset: 0x370

- B. Consider a virtual memory system with **two-level hierarchical page-table**, TLB, *virtually addressed* data-cache, and the following specs:
 - o TLB

Access time: 1 cycle

- Data-Cache
 - Access time: 1 cycle
- Memory
 - Access time: 30 cycles
- Disk
 - Access time: 100,000 cycles
- NOTES
 - The TLB and Data-cache are accessed in parallel
 - On a 1st level page fault, the creation of a 2nd level page table occurs in parallel with accessing the disk
 - The page table cannot be cached and is available in main memory
 - Pages that aren't in memory are on disk
 - Upon retrieval from cache, main memory or disk, the data is sent

Assignmediately to the Provide other Lipotates prour Infacilles

- What are the possible memory access latencies, in cycles, for the following situations? For the following three questions, there may be one or more answers. Include all possible answers to prove the following three questions of the following situations?
 - a. When data is in the water control at powcoder

1 cycle

b. When data must be fetched from memory? Ans: **31 and 91 cycles** Hit TLB: 1 (dcache/tlb) + 30 (memory)

Miss TLB, hit page table: 1 (dcache/tlb) + 30 (1st level pt) + 30 (2nd level pt) + 30 (memory)

c. When data must be fetched from disk? Ans: 100,031/100,061 cycles miss in 1st level page table: 1 (dcache/tlb) + 30 (1st level pt) + 100,000 (disk) miss in 2nd level page table: 1 (dcache/tlb) + 30 (1st level pt) + 30 (2nd level pt) + 100.000 (disk)

Problem 10. The Lost Page Table

Points: /20

A process, PID=739, just crashed, and we would like to recover some of its data. In order to recover its memory, we need *you* to find the value of the **page table base register**.

Right before the crash, a portion of physical memory (bytes given **in hexadecimal)** was saved:

| Address | | Data from <address +="" 0x0=""> to <address +="" 0xf=""></address></address> | | | | | | | | | | | | | | |
|---------|----|------------------------------------------------------------------------------|-----|-----|-----|-----|------|----|----|----|----|----|----|----|----|----|
| | +0 | +1 | +2 | +3 | +4 | +5 | +6 | +7 | +8 | +9 | +A | +B | +C | +D | +E | +F |
| 0x30 | 89 | DF | EE | 83 | 2F | AA | B2 | C7 | EF | A9 | 2A | 33 | 85 | 01 | A0 | 29 |
| 0x40 | 22 | 46 | BE | 4D | 32 | 2F | В9 | CC | AB | 13 | 90 | 60 | 24 | A0 | D8 | 34 |
| 0x50 | 5A | В7 | D4 | 50 | E9 | A8 | 24 | 38 | A7 | E9 | 13 | 8B | 6A | 3B | 22 | 41 |
| 0x60 | 46 | D9 | В7 | C5 | 88 | 91 | 25 | 67 | 44 | 22 | EE | FF | BB | A2 | 1F | 7D |
| 0x70 | 16 | 95 | 2F | B0 | E7 | E | B2 | 10 | 19 | 14 | BE | CO | FF | EE | 25 | 66 |
| 0x80 | 78 | 55 | 20 | 10 | 14 | DO | 3A · | 3F | 20 | 6D | 3B | C5 | D4 | A9 | FC | 10 |
| 0x90 | 00 | 07 | 0F | A2 | 0A | 0C | 6F | 88 | 16 | 14 | 13 | 80 | 00 | C3 | 21 | 6B |
| 0xA0 | 31 | 26 | bel | LPS | 4F/ | 350 | 8X | | | 45 | 44 | 0B | 4A | C9 | 8A | 89 |
| 0xB0 | A0 | BE | 3B | 29 | 85 | 86 | 75 | 30 | 16 | ВА | EE | C5 | 0A | 24 | 80 | 09 |

Figure 1: Ahrsical Mayor lefor gashing the time in the precimal)

Process 739's memory accesses (from process start to crash) are reproduced below.

You may assume that:

- no other processes are running in the system.
- process 739 had no other memory accesses besides those in Figure 2

Hint: When the process started, its page table was empty.

| Time (ms) before crash | Virtual Address | Page Fault | Data Retrieved |
|------------------------|-----------------|------------|----------------|
| 13 | 0x8A | Yes | 0xEE |
| 8 | 0x92 | Yes | 0xBE |
| 3 | 0x83 | No | 0xC5 |
| 1 | 0xAC | Yes | 0x85 |

Figure 2: Virtual Memory Address accesses from process 739

Ans:

Ans: $2^6 = 64$ entries

You are given the following clues:

- Virtual Addresses are 10 bits (10-bit byte addressable system)
- 256 bytes of physical memory
- Single-level page table
- All sizes are powers of 2
- Page table entries are 8 bits (1 byte) and of the form:

| ← | 8 bits | \rightarrow | |
|-------------------|------------------------|---------------|--|
| <unused></unused> | <valid bit=""></valid> | <ppn></ppn> | |

unused bits + #PPN bits = 7

- 1. What is the page size?
- 2. How many page table entries are in the page table?
- 3. How many bits is a physical page number (PPN)? Exam Help

 4 bits
- 4. How are Virtual Addresses and Physical Addresses composed? Recall that these can be broken into [VPN || Page Offset] and [PPN || Page Offset], respectively. Identify the number of bits pelow: powcoder.com

| A 11T | 6 bits | |
|-------|-----------------|-------------|
| Add V | VeChatapowcoder | Page Offset |

| 4 bits | 4 bits | |
|----------------------------|-------------|--|
| Physical Page Number (PPN) | Page Offset | |

5. For each of the 4 virtual address accesses, write down the Physical Page Number (PPN)

| Time (ms) | Virtual Address | Page Fault | Data Retrieved | PPN |
|-----------|-----------------|------------|----------------|-------------|
| 13 | 0x8A | Yes | 0xEE | 0x 6 |
| 8 | 0x92 | Yes | 0xBE | 0x 4 |
| 3 | 0x83 | No | 0xC5 | 0x 6 |
| 1 | 0xAC | Yes | 0x85 | 0x 3 |

6. What is the value of the Page Table Base Register (PTBR), and thus the address of the start of the page table?

16 B

Problem 10 Explanation:

- 1. Know page size is >= 16 b/c 0x83 does not cause page fault. Know page size < 32 since 0x92 does result in a page fault
- 2. Page size = 16b -> Page offset = 4 bits. # PTE entries = VPN bits = VA page offset = 2^6 entries
- 3. P.A. = log(256) = 8 bits. P.A. page offset = 8 4 = 4 bits.
- 4. (follows from 1-3)
- 5. Asdf
 - a. 0x8A -> look for "A" column where data is 0xEE -> row 0x60 or 0xB0
 - b. 0x92 -> look for "2" column where data is 0xBE -> row 0x40
 - c. 0x83 -> look for "3" column where data is 0xC5 -> row 0x60 (so we know 0x8A is in row 0x60 too, since a,c are on the same page)
 - d. 0xAC -> look for "C" column where data is 0x85 -> row 0x30
- 6. Look for row where offset 8,9,A are 6, 4, 3, respectively. This happens in row 0x90.

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder