unigname:		

# **EECS 370 Final Exam**

## Winter 2018 answers

#### Notes:

- Closed book. 1 8.5x11 inch sheet of paper as notes.
- 9 problems on 12 pages. Count them to be sure you have them all.
- Calculators without wireless are allowed, but no PDAs, Portables, Cell phones, etc.
- This exam is fairly long: don't spend too much time on any one problem.
- You have 120 minutes for the exam.
- Some questions may be more difficult than others. You may want to skip around.
- Partial credit cannot be given if work is not shown.
- Write legibly and dark enough for the scanners to read your work.

Write your uniquame on the line provided at the top of each page.

You are to abide by signify that	the University of Michigan/Engineering honor code. Please sign below to Rephrent to the please sign below to
I have neither given Honor Code. Signature:	nor received aid on this exam, nor have I concealed any violations of the <a href="https://powcoder.com">https://powcoder.com</a>
Name:	Add WeChat powcoder
Uniqname:	Key
First and last name o	of person sitting to your <b>right</b> (write the symbol $\bot$ if at the end of a row):
First and last name o	of person sitting to your <b>left</b> (write the symbol ⊥ if at the end of a row):

Points: 16

### Problem 1: Short Answer

For questions **a-h**, determine whether the given statements are true or false. Circle true if the statement is true, or false if **any** part of the statement is false. Each question is worth one point.

a)	A C struct containing two char variables and one short variable isn't always larger than a pointer on a 32-bit architecture, but it can be.	True	False
b)	In an IEEE floating point number, exponent bits of 0b10000001 denotes a 2 for the exponent.	True	False
c)	A clock with a 100ns period has a frequency of 10MHz.	True	False
d)	In our five stage pipeline, not having internal forwarding in the register file (as we did in project 3) means we need to squash 3 instructions on a mispredicted branch as opposed to 2 in lecture.	True	False
e)	An AR spiegraphy restortus Profeset Exam He	lp.	False
f)	A cache with high associativity will generally have a greater hit rate than one with low associativity, assuming all other parameters are constant. The constant of the constant of the cache with high associativity assuming all other parameters are constant.	True	False
g)	In a hypothetical machine with infinite physical memory, virtual memory is still useful. WeChat nowcoder	True	False
h)	An SR latch's output can only change on the edge of its "clock" input.	True	False
	the blank		

#### Fill in the blank

Answer the following questions by filling in the blank. **Provide all answers as a decimal integer.** Each question is worth 2 points.

i) In the C programming language if X=5 and Y=9 then X | Y is \_\_\_\_\_1
j) In the C programming language if X=5 and Y=9 then X || Y is \_\_\_\_\_1
k) In the C programming language if X=3 and Y=2 then X << Y is \_\_\_\_\_1</li>
l) If you have 32-bit addresses with byte addressable memory, then a two-way associative 64KB cache with 32-byte cache blocks will need \_\_\_\_\_10 \_\_\_\_ bits for the set index.

unigname:
-----------

### Problem 2: The Offspring of Assignments Can Repeat. Points: 14

a)	Consider a 64-bit, byte-addressable system with 2GB of DRAM installed. Each page size is 4KB, and the system uses a two-level page table. For each address, the 12 bits most-significant are used to index into the first-level page table, while the rest (other than the page offset) index into the second-level page tables. All page table entries occupy 4 bytes.
	bytes.

<ul> <li>How many entries are in the first-level page table</li> </ul>	? [2
--	------


4096 entrie
4096 entrie

4 pages

• How many bits are used to index into the second-level page table? [2]

40	bit

How many physical pages does it take to store the first-level page table? [2]



The first design is a fully-associative cache with a block size of 16 bytes, how
many bits of byterhead yould the pathe tree invitoral (including any necessary
tag bits, valid bits, dirty bits, or LRU bits)? [4]

2KB/16 Bytes=128 entries. Each entry has a tag of 31-4=27 bits. 1 valid bit, 1 dirty bit, 7 LRU bits. 27+9=36 bits. 36\*128

<u>4608</u>	bits
-------------	------

Their next design utilizes a direct-mapped cache with 64 different cache blocks.
 How many bits of overhead would the cache keep in total (including any necessary tag bits, valid bits, dirty bits, or LRU bits)? [4]

Block size=2048bytes/64=32 bytes. Offset =5 bits, index=6 bits. Tag =31-11=20 bit. 1 bit for valid, 1 bit for dirty, so 22 bits per block. 22\*64=1408

\_\_\_\_<u>1408</u>\_\_\_\_bits

uniqname:

### Problem 3: Reverse Engineering the Cache

Points: 20

Your company has just purchased a new processor and you have been asked to determine the structure of the cache. In order to gather some data on the cache, you have written a program that accesses different memory locations in the byte-addressable data cache. You use the response time to determine if each access was a hit or a miss. Below are the results from your testing of the cache. Assume the block size and number of sets are both powers of two. Partial credit will be rare, and perhaps non-existent, on this problem.

Access number	Address	Hit/Miss	Part A)
1	0x01	М	Looking only at the first three accesses, what is the
2	0x00	Н	range of possible block sizes (in bytes)? Fill in the two blanks. [4]
3	0x0C	М	
4	0x09	М	
5	0x0B	Н	<u>2</u> ≤ Block Size ≤ <u>8</u>
6 As	signi	ment	Port B) Cocat the fixt a macces of the bat is the
7	0x39	М	range of possible block sizes (in bytes)? Fill in the two blanks. [4]
8	0xdatt	<b>0</b> /5://r	owcoder.com
9	0x3B	Н	
10	0x0 <b>A</b>	d W	eChat poweoder_4_
Part C)			E BIOWN SIZE 4

After access number 10, we have enough data to determine the structure of the cache.

• What is the block size? [4]

\_\_\_\_\_<u>4</u>\_\_\_\_Bytes

• How associative is the cache? Circle the correct answer. [4]

Direct mapped / 2-way associative / fully-associative

• How big is the cache? [4]


\_\_\_\_\_\_Bytes

unigname:		

	Proble	em 4: ľ	m Wil	ling to	Wait for	It. Wait	for It
--	--------	---------	-------	---------	----------	----------	--------

Points: 18

a) Draw arrows indicating any possible data hazards that arise in this segment of an LC2K program (Like the example on the right), running on the five-stage pipeline from lecture. Assume there is internal forwarding in the register file. [4]



For parts b-d assume the branch at instruction 7 is *not taken*. Assume branches are predicted to be not-taken.

b) How many noops would trible the later that the properties of the later than th

Ans: <u>7</u>

c) How many noops would get inserted into this code snippet if we were using detect and forward to handle data hazards and between which instructions would noops appear?
 (circle all that apply) [4]

Instructions: 1,2 2,3 8,9 9,10 # of noops: \_\_\_\_1\_\_\_

Which two <u>adjacent</u> instructions could be swapped to reduce the number of noops inserted using *detect and stall* to resolve data hazards **while not** changing the functionality of the snippet. How many stalls would this save? [6]

Instructions to swap: \_\_3\_\_\_, \_\_4\_\_ Stalls saved: \_\_2\_\_\_

uniqname:				
-----------	--	--	--	--

### Problem 5: Making Cache Hurt: My Empire of Dirt Points: 23

Consider a 1024-byte physically-addressed cache with 16-byte blocks. Memory is byte-addressable. Assume all entries in the cache start as "invalid" and addresses are 32-bits. All loads and stores are to 4 byte values.

a) Identify as short a memory access pattern as possible (specific addresses) for the cache described above where a two-way associative cache will get a better hit-rate than a direct-mapped cache. Make it so that the sum of the addresses is as small as possible. Your answer must be written in hex and placed in the box below. [5]

0x000, 0x400, 0x000

b) Identify as short a memory access pattern as possible (specific addresses) for the cache described above where a direct-mapped cache will get a better hit rate than a two-way associated and Makett to that the surport the addresses it is a mattas possible. Your answer must be written in hex and placed in the box below. [6]

https://powcoder.com 0x000, 0x200, 0x600, 0x000 (middle two can be in any order) 0x200, 0x000, 0x400, 0x200 also works. again middle two can swap Add WeChat powcoder

c) Say the processor is accessing the cache as shown below. Indicate the total number of bytes read and written to and from *memory* in each of the following cases. **[12]** 

Load 0x1000; Load 0x1008; Store 0x1000; Store 0x8008; Store 0x8010; Store 0x1000

1)	A direct-mapped write-back, write-allocate cache.
	Bytes Read from Memory:64 Bytes Written to Memory:32
2)	A direct-mapped write-through, no write-allocate cache.
	Bytes Read from Memory: <u>16</u> Bytes Written to Memory: <u>16</u>
3)	A two-way associative write-back, write-allocate cache
	Bytes Read from Memory: <u>48</u> Bytes Written to Memory: <u>0</u>

unigname:		

### Problem 6: LC2K or Not

Points: 15

A now ex-coworker of yours wrote a function Find() and left a few comments, but very limited documentation. You know that the function takes two arguments. The first is a pointer to an array (passed in r1) and the second is the number of elements in the array (passed in r2). The return value is found in r5.

	lw lw lw jalr halt	0 0 0 3	1 2 3 7	ArrayS Num Fcall	
Find	lw add	0	6 2	NegOne 5	// r6=-1 // r5=Num
Top	add add	2 1	6 2	2 4	<pre>// Decrement Num // 4 is address</pre>
	lw	4	3	0	// ld array element
	beq	3	0	skip	// is element 0?
	add	5	6	5	// if not sub 1
skip	beq	0	2	Done	// if Num=0 we are done
	bed	• 0	0 T	Top	// next iteration
Done	ial S	1gnm	ent F	roje	CT EXAM Help
Zero	.fill	9		J	1
NegOne	.fill	-1			
Fcall	.fill	Find	a.//nc		dor com
ArrayS	.fill	<b>FLEED</b>	8.//pc	JWCO	der.com
Num	.fill .fill	0	_		
Array	.fill	1			
	.fill	Add	Wel	<sup>~</sup> hat	powcoder
	.fill	2222	. ** **		poweoder
	.fill	0			
	.fill	777			
	.fill	0			
	.fill	1			
	.fill	<b>-</b> 5			
-	-	mes will the ring this pro		he label "Fi	nd" get 1
b) W	hat is the v	alue of r7 v	when the p	rogram halt	s? [3]4
c) W	hat is the v	/alue in r5 v	when the p	rogram halt	s? <b>[5]</b> 3

d) In 10 words or less, describe what the return value of the function is in terms of the array. Your answer should be something like "returns the maximum value in the array".
 [5]

Returns the number of zeros in the array

uniqname:
-----------

### Problem 7: Hunt You Down: \$Cache and Page Table. Points: 20

Consider a byte-addressable architecture with 12-bit virtual addresses. The system uses 1KB of physical memory with 64B page sizes. The system has a 16 byte 2-way set associative cache with a 2-byte block size and a fully-associative TLB with 8 entries. The TLB, cache contents, and a snippet of the single level page table are provided below:

Page	e Table	е					_	TLB			_
VPN	PPN	Valid		VPN	PPN	Valid		Tag	PPN	Valid	
0x10	0x3	1		0x18	0x4	0		0x05	0xB	1	
0x11	0xF	1		0x19	0x8	1		0x1F	0x1	1	
0x12	0x3	0		0x1A	0x7	1		0x00	0xB	0	
0x13	0xF	0		0x1B	0xA	1		0x17	0xA	0	
0x14	0x2	1		0x1C	0x5	1		0x11	0xF	1	
0x15	0xA	SS1	50		ent	Bro	oject I	Toxoft	MA.	Hel	p
0x16	0xE	0		0x1E	0xD	0	•	0x0D	0x0	1	
0x17	0x2	0	1	ttps	0x/1	OW	coder	<b>660</b>	$n_3$	0	

#### Cache

Cacne					_
Set Index	Tag	VANG(	Fig ted	Vere 1	hat powcoder
0	0x37	1	0xDE	0xAD	_
	0x1A	0	0x12	0xB0	
1	0x26	0	0x0A	0xC1	
	0x33	1	0x99	0x1F	
2	0x1C	1	0x84	0x92	
	0x00	1	0xBE	0xCF	
3	0x7B	1	0xCC	0xA0	
	0x0A	1	0x45	0x67	

uniqname:	_
-----------	---

- a) Say that the processor reads one byte from virtual address **0x71A** and that the cache is *physically indexed*. Answer the following questions. Provide all numeric answers in hex. If the answer is unknown, write "unknown". Note that early errors on this problem could cause later answers to also be wrong.
  - i) What is the virtual page number associated with that address? [2] 0x1C
  - ii) Is this a TLB hit? [2]

No

iii) What is the physical page number associated with this access? [2]

5

iv) What is the set number where the data could be found? [2]

v) Assignmente Project g Exam 21 Help

Tag=0x2B, unknown


- b) Now say that the processor regas one byte from Virtual address 0x45F and that the cache is *virtually indexed*. Answer the following questions. Provide all numeric answers in hex. If the answer is unknown, write "unknown". Note that early errors on this problem could cause later answers to also be wrong.
  - i) What is the virtual page number associated with that address? [2] 0100 0101 1111, 010001 for the VPN, 0x11
  - ii) Is this a TLB hit? [2] Yes
  - iii) What is the physical page number associated with this access? [2]

0xF

- iv) What is the set number where the data could be found? [2] 0x3
- v) What is the value of that byte of memory being accessed? [2] Tag=010001011 =0x8B, unknown

Points: 18

### Problem 8: Pipes



Consider the pipeline from lecture (above) with times below, using **detect and forward** for data hazards and **speculate not taken and squash** for control hazards. The current cycle time is 30ns.

- Data Memory Read/Write: 30 nsInstruction Memory Read: 8 ns
- ALU: 20 ns
- Register file read/write: 5 ns
- Backwards wire delay: 2 ns per stage \*
- All other wires: 0 nsAll other delays: 0 ns

\* Wires that go backwards across pipeline stages (eg. Mem/WB to the Register File) have a delay of **2 ns per stage**. Thus the delay from point **A** (the black circle labeled A in WB) to **B** (in MEM) is 2 ns, the delay from **B** to **C** is another 2 ns and the delay from **A** to **D** 6 ns.

unia	name:			

The current pipeline is: IF  $\rightarrow$  ID  $\rightarrow$  EX  $\rightarrow$  MEM  $\rightarrow$  WB

Suppose we have the option to add new stages to the pipeline and split memory transactions and ALU operations into \*up to\* 4 stages each. (e.g. we could split the ALU into two stages to create a new pipeline)

$$IF \rightarrow ID \rightarrow EX1 \rightarrow EX2 \rightarrow MEM1 \rightarrow WB$$

In this new pipeline, the 20 ns ALU operation is divided into two 10 ns operations, one in EX1 and one in EX2. However, the delay from point A (in WB1) to D (in ID1) is now 8 ns. (Branches always resolve in MEM1, data can only be forwarded from MEM1 and WB1, and data is always forwarded to EX1).

a) Design a pipeline that will have the lowest clock period. [7]

**Pipeline:** Example: IF  $\rightarrow$  ID  $\rightarrow$  EX1  $\rightarrow$  EX2  $\rightarrow$  MEM1  $\rightarrow$  MEM2  $\rightarrow$  WB



Critical path is from WB to ID to register file read complete (12ns+5ns)

c) Given your design for part a, what would be your CPI on the following program? [8]

The program has 1,000 instructions and the following characteristics:

- 50% add/nor; 20% are followed by an immediately dependent instruction
- 20% lw; 20% followed by an immediately dependent instruction
- 20% beg; 40% taken
- 10% sw

There are no data hazards other than those mentioned above. You must *clearly* show your work to receive credit.

100 add/nor with dep. Instruction (stall for add/nor to finish EX3—2 cycles) 40 lw with dependent instruction (stall for lw to finish MEM2 – 4 cycles) 80 misprediected branches. (squash IF, ID, EX1, EX2, EX3 so 5 instructions)

Cycles = 1000 (instructions) +7 (pipeline startup) +  $100^*2$  (nor/nand) +  $40^*4$  (lw) +  $80^*5$  = 1767 cycles.

CPI=\_\_1.767\_\_\_\_\_

#### Problem 9: No School Like Old School

Points: 16

Your EECS 280 program is generating accesses on a processor with a cache. The cache has a block size of 4 bytes. The only data structure in your program is an array with 4096 elements. Each array element is 1 byte. There is one input parameter (**stride**) to your program. Your program reads the array according to the parameter stride in the following pattern (yes, this is an infinite loop).

```
byteAddress = 0;
while (1) {
    read array[byteAddress % 4096];
    byteAddress += stride;
}
```

For example, with stride = 4, the access pattern would be: byte  $0, 4, 8, 12, 16, \dots, 4088, 4092, 0, 4, 8\dots$  Ignore the accesses during the first time through the array (i.e. give the miss rate after the program has been running for a very long time and has gone through the entire array many times).

 Assume the CPU cache is direct-mapped. Fill in each entry of the following table with the CPU cache's miss rate for a given combination of stride and cache size in bytes.

Assignment Project Exam Help

	Cache Size in Bytes				
Stride <b>h</b> t	tp84//	DOWC	oder.c	COMP	
1	.25	.25	.25	0	
4	aa, w	eC <sub>1</sub> na	ιppw	coder	
16	1	1	1	0	

b) Now assume the CPU cache is **fully associative and LRU**. Fill in each entry of the following table with the **miss rate** for a given combination of stride and cache size in bytes. **[8 points, -1 per wrong/blank answer, minimum 0]** 

	Cache Size in Bytes				
Stride	512	1024	2048	4096	
1	.25	.25	.25	0	
4	1	1	1	0	
16	1	0	0	0	