#### Assignment Project Exam Help

Add WeChat powcoder

L4\_1 ARM-ISA Arithmetic-Logical\_Instructions

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

EECS 370 - Introduction to Computer Organization - © Bill Arthur

The material in this presentation cannot be copied in any form without written permission

#### Assignment Project Exam Help Learning Objectives Add WeChat powcoder

- Recognize the set of instructions for ARM Architecture (ISA) and be able to describe the operations and operands for instructions
  - LEGv8 subset Assignment Project Exam Help
- Ability to create simple ARM assembly programs, e.g., using mathematical, logic, and memory operations

Add WeChat powcoder

# Assignment Project Exam Help Resources Add WeChat powcoder

- Many resources on 370 website
  - <a href="https://www.eecs.umich.edu/courses/eecs370/eecs370.f20/resources/">https://www.eecs.umich.edu/courses/eecs370/eecs370.f20/resources/</a>

• ARMv8 referencesignment Project Exam Help

Discussion recordings

• Piazza

Office hours




ANNOUNCEMENTS COURSE OVERVIEW LECTURE RECORDINGS Simulators DISCUSSION RECORDINGS Cache Simulator DISCUSSIONS \*Note this is explicitly a simulator for the pipeline as presented in class STAFF AND HOURS · ARMv8 (LEG) Cheat Sheet RESOURCES ARMy8 (LEG) Quick Reference Guide ARMv8 (LEG) Reference Manual VIDEO REVIEW · ARMv8 (LEG) Full Reference Manual HOMEWORKS Programming and Debugging . C for C++ users by Ian Cooke **PROJECTS** 

<u> </u>								
					GREEN CAR	D FOR LEG	v8	
Arithmetic Operations		Asse	mbly (	code	Semant	LCS	Comments	
•								
add	ADD	zd.	ED. 1	201	x5 = x2 +	w7	register-to-register	
add & set flags	ADDZ	xd.		-	x5 = x2 +		flags give	
add immediate	ADDI	zd.	ED,	ésimm12	x5 = x2 +	<b>#</b> 19	0 s 12 bit unsigned s 4095	
add immediate & set flags	ADDIE	æd.	ED.	ésimm12	x5 = x2 +	#19	flags Bive	
044 00100	208	xd,	ED,	101	x5 = x2 -	<b>x</b> 7	register-to-register	
$\alpha$	IURI	æd,	ED, I	X21	x5 = x2 -		flags mive	
subt act im dista	IURI	xd,	ED,	∲uimm12	x5 = x2 -	<b>#</b> 20	0 a 12 bit unsigned a 4095	
subtract immediate & set flags	IURII	xd,	ED,	X21	x5 = x2 -	<b>#</b> 20	flags mive	
Data Transfer Operation	ns As	semb)	y code	e	Semant1cs	Comme	ents	
load register	LOUR	ET,	(ma, #s	inn9;	x2 = m(x6, #10	double t	word load into mt from mn + fainm?	
load signed word	PROBLE	XT,	gan, de	inm?	x2 - m(x6, #10	word lo	ed to lower 32b xt from xn + #simm9; sign extend upper 32b	
load half	PROBE	at,	gan, de		x2 - m(x6, #10		load to lower 16b at from an + #simm9; zero extend upper 40b	
load byte	DOCKS	MT,	gan, fe		x2 - m(x6, #10		oad to least 0b at from an + fainn9 zero extend upper 56b	
store register	IDUR	at,	(ma, #s		m(x5, #12) - x	double t	word store from xt to xn + #simm?	
store word	IDURN	xt,	gan, de	inn9;	m(m5, #12) - m		ore from lower 92b of xt to xn + fainm9	
and re tal toped		xt,	gan, #s		m(x5, #12) = x		load from lower 16b of mt to mn + faimm9	
ato a lyd /	Z00M	at,	gan, #s		m(x5, #12) = x		ad from least 2b of xt to xn + #simm?	
		- Ozim	9256	to +255		-256 z	9 bitz zigned immediate x +255	
move wide with zero	MOAI	zd,	∲uimm16	, 255 #	x9 = 00±0.		ut md then place a 16b (#uimm) into the	
						first (	# = 0)/second (# = 16)/third (# = 92)/fourth (# = 49)	
	worm		du tum 16	272.0	V0 - V - V0V		t of xd 16b (#uimm) into the first (x = 0)/second (x = 16)/	
move wide with keep	MOVE	æd,	#uimm16		x9 = xxnx.		16b (#uimm) into the first (# = 0)/second (# = 16)/ # = 92\/fourth (# = 40\ 16b slot of xd. without changing the other values	
						(8.8)	- 31// Tourist (8 - 48) 100 8100 01 Au, Sittle Continging the Other Verses	
register aliases		x28	- GP: 1	29 - PP:	X30 - LR: X	22 - X5R		
Logical Operations	Asseml	hlv c	ođe		Seman	-1cs	Using C operations of &   ^ << >>	
and	APP	ad.	XD.		25 - 22		hir-wise sen	
and immediate	APDI	zd.	XD.	do tom			bit-wise Amp with 0 = 12 bit unsigned = 4095	
inclusive or	OBB	zd.	XD.	William .	25 - 21		bit-wise on	
inclusive or immediate	OBBT	zd.	XD.	- du tem			bit-wise on with 0 s 12 bit unsigned s 4095	
auclusius or	T08	zd.	ED.	770	** **		hir-wise ros	
exclusive or immediate	202	zd.	ED.	du tem			bit-wise you with 0 a 12 hit unsigned a 4095	
logical shift left	DID	ad.	XD.	- duine			shift left by a constant a 63	
logical shift right	LIE	zd.	ED.	- Patem	6 x5 = x2	>> <b>#20</b>	shift right by a constant # 63	
Unconditional branches	Asse	mblv	code	Seman	nt1cs	Also kno	own as Jumps	
branch		da inni		10 PC + #11			branch sc + 16b offset: -1"15 a deimm16	
	17 1						binetruction	
branch to register		XT.	TAX	rget in st		xt contains a full 64b address		
branch with link	20	de tem l	16 x30	- pc + 4:	pc + #11000		branch to sc + 16b offset;	
							instructions;	
						x30 = 18 co	ntains return from subroutine address	
						O zędum zov	ert	

# Assignment Project Exam Help ARMs and LEGs Add WeChat powcoder



- ARMv8 is the 64 bit version—all registers are 64 bits wide
- Addresses are calculated to be 64 bits too Help
  - https://powcoder.com
- BUT: Instructions are 32 bits
  - Add WeChat powcoder
- We use a (small) subset of the v8 ISA used in P+H
- It is referred to as the LEGv8 in keeping with the body part theme!



### Assignment Project Exam Help ARM Instruction Set—LEGv8 subset



- The main types of instructions fall into the familiar classes we saw with LC-2K:
  - 1.Arithmetic

• Add, subtract, multiply (not in LEGv8)

Assignment Project Exam Help

- 2.Data transfer

- https://powcoder.com
   Loads a stores—LDUR (load unscaled register), STUR, etc.
- 3. Logical

Add WeChat powcoder


- AND, ORR, EOR, etc.
- Logical shifts, LSL, LSR
- 4. Conditional branch
  - CBZ, CBNZ, B.cond
- 5. Unconditional branch (jumps)
  - B, BR, BL

### Assignment Project Exam Help LEGv8 Arithmetic Instructions Add WeChat powcoder



- Format: three operand fields
  - Destination register usually the first one *check instruction format*
  - ADD X3, X4, XAssigminkentAPDoject Exam Kelp
    - LC-2K generally has the destination on the right!!!!
    - e.g. add 1 2 3 // rattps://powcoder.com
- C-code example:  $f = A(g_1 + b_1)$

# Register to variable mapping X3→g X4→h X5→i X6→j



### Assignment Project Exam Help LEGv8 R-instruction Fields Add WeChat powcoder



opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits

- Register-to-register operations
- Consider ADD X3, X4, X7 Ssignment Project Exam Help
   R[Rd] = R[Rn] + D[Dm]
  - R[Rd] = R[Rn] + R[Rm]

• Rd = X3, Rn = X4, Rm httpxs://powcoder.com

- Rm = second register operand Add WeChat poweoder = = =
- shamt = shift amount

nount

FG for ADD/SUB and set to 
$$0$$
 $Rd = X3 = 000/7$ 

- not used in LEG for ADD/SUB and set to 0
- Rn = first register operand
- Rd = destination register
- ADD opcode is 10001011000, what are the other fields?

#### Assignment Project Exam Help LEGv8 Arithmetic Operations Add WeChat powcoder



- Machine State—more on this concept as our understanding evolves
  - Registers: 32 registers, 64-bit wide. X31 aliased to XZR which is always 0
     cannot use as adestination Project Exam Help
  - 2. PC—Program counter
  - 3. FLAGS: NZVC recordithes: espits word (drithmetic) operations Negative, Zero, overflow, Carry—not present in LC2K


		Add	wechat pow	coder
Category I	nstru <mark>ctionExample</mark>	1 100	Meaning	Comments
	add	ADD X1, X2, X3	X1 = X2 + X3	Three register operands
	subtract	SUB X1, X2, X3	X1 = X2 - X3	Three register operands
	add immediate	ADDI X1, X2, 20	X1 = X2 + 20	Used to add constants
	subtract immediate	SUBI X1, X2, 20	X1 = X2 - 20	Used to subtract constants
	add and set flags	ADDS X1, X2, X3	X1 = X2 + X3	Add, set condition codes
Arithmetic	subtract and set flags	SUBS X1, X2, X3	X1 = X2 - X3	Subtract, set condition codes
	add immediate and set flags	ADDIS X1, X2, 20	X1 = X2 + 20	Add constant, set condition codes
	subtract immediate and set flags	SUBIS X1, X2, 20	X1 = X2 - 20	Subtract constant, set condition codes

### Assignment Project Exam Help I-instruction fields Add WeChat powcoder



opcode	immediate	Rn	Rd
10 bits	12 bits	5 bits	5 bits

- Format: second source operand can be a register or Immediate—a constant in the instruction itself
  - e.g., ADDI X3, X4, #14ssignment Project Exam Help
- Format: 12 bits for immediate constants 0-4095 https://powcoder.com
- Do not need negative constants because we have SUBI Add WeChat powcoder







- Logical operations are bit-wise
- For example assume

- AND and OR correspond to C operators & and s://powcoder.com
- For immediate fields the 12-bit constant is padded with zeros to the left—zero extended

Category	InstructionExample			Meaning dd V	VeChat.powcoder
	and	AND	X1, X2, X3	X1 = X2 & X3	Three reg. operands; bit-by-bit AND
	inclusive or	ORR	X1, X2, X3	X1 = X2   X3	Three reg. operands; bit-by-bit OR
	exclusive or	EOR	X1, X2, X3	X1 = X2 ^ X3	Three reg. operands; bit-by-bit XOR
	and immediate	ANDI	X1, X2, 20	X1 = X2 & 20	Bit-by-bit AND reg. with constant
Logical	inclusive or immediate	ORRI	X1, X2, 20	X1 = X2   20	Bit-by-bit OR reg. with constant
	exclusive or immediate	EORI	X1, X2, 20	X1 = X2 ^ 20	Bit-by-bit XOR reg. with constant
	logical shift left	LSL	X1, X2, 10	X1 = X2 << 10	Shift left by constant
	logical shift right	LSR	X1, X2, 10	X1 = X2 >> 10	Shift right by constant





opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits

- C-code equivalent : X6 = X23 >> 2; https://powcoder.com
- Question: LSL X6, X23, #2 ?

#### Add WeChat powcoder

- What register gets modified?
- What does it contain after executing the LSL instruction?
- In shift operations Rm is always 0—shamt is 6-bit unsigned

Shifting right by one bit -> divide by 2 Shifting left by one bit -> multiple by 2





opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits

- C-code equivalent: X6 = X23 >> 2; https://powcoder.com
- Question: LSL X6, X23, #2 ?

#### Add WeChat powcoder

- What register gets modified?
- What does it contain after executing the LSL instruction?

In shift operations Rm is always 0—shamt is 6-bit unsigned

Shifting right by one bit -> divide by 2 Shifting left by one bit -> multiple by 2

### Assignment Project Exam Help Pseudo Instructions Add Wechat powcoder



- Instructions that use a shorthand "mnemonic" that expands to an assembly instruction
  - Exception to the "1-A sorgespanden pe between assembly and MC" rule
- Example: https://powcoder.com
  - MOV X12, X2 // the contents of X2 copied to X12 X2 unchanged Add WeChat powcoder
- This gets expanded to:
  - ORR X12, XZR, X2
- What alternatives could we use instead of ORR?

### Assignment Project Exam Help Pseudo Instructions Add Wechat powcoder




- Instructions that use a shorthand "mnemonic" that expands to an assembly instruction
  - Exception to the "1-A sorgespanden pe between assembly and MC" rule
- Example: https://powcoder.com
  - MOV X12, X2 // the contents of X2 copied to X12 X2 unchanged Add WeChat powcoder
- This gets expanded to:
  - ORR X12, XZR, X2
- What alternatives could we use instead of ORR? ADD X12, ZXR, X2





 Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64-bit integer variable




Assume the variable is in register X1 WeChat powcoder was a way of the variable is in register X1.





 Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64-bit integer variable




Assume the variable is in register X1 WeChat powcoder was a way of the variable is in register X1.






 Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64-bit integer variable



Assume the variable is in register X1 WeChat powcoder Want These bits



### Assignment Project Exam Help Logistics Add WeChat powcoder

- There are 4 videos for lecture 4
  - L4 1 ARM-ISA Arithmetic-Logical Instructions
  - L4\_2 ARM-ISA\_MessionyshustruPtropsct Exam Help

  - L4\_3 ARM-ISA\_Memory-Instructions\_Examples
     L4\_4 C-to-Assembly
- There are two worksheats of ow becchaten wooder
  - 1. LEGv8 Assembly
  - 2. C to Assembly

#### Assignment Project Exam Help

Add WeChat powcoder

L4\_2 ARM-ISA Memory-Assignment Project Exam Help Instructions https://powcoder.com

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

# Assignment Project Exam Help Learning Objectives Add WeChat powcoder

- Recognize the set of instructions for ARM Architecture (ISA) and be able to describe the operations and operands for instructions
- Ability to create simple ARM as Enitaly programs per and memory operations mathematical, logic, and memory operations

Add WeChat powcoder





- A word is a collection of bytes
  - Exact size depends on architecture
  - in LC-2K and ARM, 4 bytes
    - Double word is 8 Mesignment Project Exam Help
- LC-2K is word addressable
  - Each address refers to a particular mondification of the compartment of the compartment
  - Want to move forward one int? Increment address by one
  - Want move forward one And What Chat powcoder
- ARM (and most modern ISAs) is byte addressable
  - Each address refers to a particular **byte** in memory
  - Want to move forward one int? Increment address by four
  - Want to move forward one char? Increment address by one





- Employs base + displacement addressing mode
  - Base is a register
  - Displacement is 9-bit immediate ±256 bytes
    - Load signed word will sign extended to 64 bits.
       Load half and load byte will zero extend

Category I	nstructionExample	https://p	Meaning	Comments
	load register	LDURUK: DXX2,402	Meaning DXV-GQQ <del>QXICQ</del> M	Doubleword from memory to
				register
	store register	STUR X1, [X2,40]	Memory[X2 + 40] = X1	Doubleword from register to
		Add Wel	Chat powcode	memory
	load signed word	LDURSW X1,[X2,40]	X1 = Memory[X2 + 40]	Word from memory to register
	store word	STURW X1, [X2,40]	Memory[X2 + 40] = X1	Word from register to memory
	load half	LDURH X1, [X2,40]	X1 = Memory[X2 + 40]	Halfword memory to register
	store half	STURH X1, [X2,40]	Memory[X2 + 40] = X1	Halfword register to memory
	load byte	LDURB X1, [X2,40]	X1 = Memory[X2 + 40]	Byte from memory to register
	store byte	STURB X1, [X2,40]	Memory[X2 + 40] = X1	Byte from register to memory
	move wide with zero	MOVZ X1,20, LSL 0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20$ * $2^{32}$ or $20 * 2^{48}$	Loads 16-bit constant, rest zeros
	move wide with keep	MOVK X1,20, LSL 0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20$ * $2^{32}$ or $20 * 2^{48}$	Loads 16-bit constant, rest unchanged





opcode	address	op2	Rn	Rt
11 bits	9 bits	2 bits	5 bits	5 bits

Data transfer

#### Assignment Project Exam Help

- opcode and op2 define that astransfer of peration
  - address is the ±256 bytes displacement

    Add WeChat powcoder
- Rn is the base register
- Rt is the destination (loads) or source (stores)
- More complicated modes are available in full ARMv8


# Assignment Project Exam Help LEGv8 Memory Instructions Add WeChat powcoder



- Registers are 64 bits wide
- But sometimes we want to deal with non-64-bit entities
  - e.g. ints (32 bits), Anssignatives) t Project Exam Help
- When we load smaller elements from memory, what do we set the other bits to? <a href="https://powcoder.com">https://powcoder.com</a>
  - Option A: set to zero LEGv8 instructions LDURH, LDURB



Option B: sign extend – LEGv8 instruction LDURSW



### Assignment Project Exam Help Load Instruction Sizes Add WeChat powcoder



How much data is retrieved from memory at the given address?

- LDUR X3, [X4, #100]
- Load (unscaled) to register—retrieve a double word (64 bits) from address (X4+100)
   LDURH X3, [X4, #100]
- - Load halfword (16 bits) fram address (X4+100) to the low 16 bits of X3—top 48 bits of X3 are set zero
- LDURB X3, [X4, #100]dd WeChat powcoder
   Load byte (8 bits) from address (X4+100) and put in the low 8 bits of X3—zero extend the destination register X3 (top 56 bits)
- What about loading words?
- LDURSW X3, [X4, #100]
  - retrieve a word (32 bits) from address (X4+100) and put in lower half of X3—top 32 bits of X3 are sign extended

### Assignment Project Exam Help LEGv8 Data Transfer Instructions--Stores




- Store instructions are simpler—there is no sign/zero extension to consider
- STUR X3, [X4, #100]
  - Store (unscaled) register—write the double word (64 bits) in register X3 to the 8 bytes at address (X41100) ment Project Exam Help
- STURW X3, [X4, #100]
   Store word—write the word (32 bits) in the low 4 bytes of register X3 to the 2 bytes at address (X4+100)
- STURH X3, [X4, #100 dd WeChat powcoder
  - Store half word—write the half word (16 bits) in the low 2 bytes of register X3 to the 2 bytes at address (X4+100)
- STURB X3, [X4, #100]
  - Store byte—write the least significant byte (8 bits) in register X3 to the byte at address (X4+100)

# Assignment Project Exam Help Load Instruction in Action Add WeChat powcoder




• LDURB X3, [X4, #100] // load byte Retrieves 8-bit value from memory location (X4+100) and puts the result into X3 ig The outher of the most significant bits are 0—zero extended



# Assignment Project Exam Help Load Instruction in Action Add WeChat powcoder




• LDURB X3, [X4, #100] // load byte Retrieves 8-bit value from memory location (X4+100) and puts the result into X3 ig The outher of the result into are 0—zero extended



# Assignment Project Exam Help Load Instruction in Action — Example #2 Add WeChat powcoder




• LDURSW X3, [X4, #100] // load signed word Retrieves 4-byte value from memory location (X4+100) and puts the result into X3 (signeax tended) Exam Help



# Assignment Project Exam Help Load Instruction in Action — Example #2 Add Wechat powcoder




• LDURSW X3, [X4, #100] // load signed word Retrieves 4-byte value from memory location (X4+100) and puts the result into X3 (signe extended) Exam Help



#### Assignment Project Exam Help Big Endjan vs. Little Endian Add WeChat powcoder



- Endian-ness: ordering of bytes within a word
  - Little increasing numeric significance with increasing memory addresses
  - Big The opposite, most significant byte first
  - The Internet is big endian, x86 is little endian, LEG and ARMv8 can switch
    - But in general assume little endian. (Figures from Wikipedia) nttps://powcoder.com



### Assignment Project Exam Help Logistics Add WeChat powcoder

- There are 4 videos for lecture 4
  - L4 1 ARM-ISA Arithmetic-Logical Instructions
  - L4\_2 ARM-ISA\_MessionyshustruPtropsct Exam Help

  - L4\_3 ARM-ISA\_Memory-Instructions\_Examples
     L4\_4 C-to-Assembly
- There are two worksheats of ow becchare wooder
  - 1. LEGv8 Assembly
  - 2. C to Assembly

#### Assignment Project Exam Help

Add WeChat powcoder

### L4\_3 ARM-ISA Memory-Assignment Project Exam Help Instructions Examples

EECS 370 – Introduction to Computer Organization – Fall 2020

#### Assignment Project Exam Help Learning Objectives Add WeChat powcoder

- Recognize the set of instructions for ARM Architecture (ISA) and be able to describe the operations and operands for instructions
  - LEGv8 subset Assignment Project Exam Help
- Ability to create simple ARM assembly programs, e.g., using mathematical, logic, and memory operations

Add WeChat powcoder

### Assignment Project Exam Help Example Code Sequence #1



 What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0) Memory

(each location is 1 byte)

| workspace | start |

		Assignment Project Exam Help
	ARM LEGv8	i issignment i roject Exam Heip
LDUR LDURB	X4, [X5, #100] X3, [X5, #102]	https://posteberf.ebm
STUR	X3, [X5, #100]	Add WeChat powcoder
STURB	X4, [X5, #102]	X4

nor Ropace	o car c	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107
li	ttle er	ndian

# Assignment Project Exam Help Example Code Sequence #1



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

		ARM L	EGv8		
Z	LDUR LDURB STUR STURB	X3, X3,	[X5,	#100] #102] #100] #102]	



workspace	start		
FF	0x02	100	AA
0	0x03	101	
02	0xFF	102	AA
00	0x05	103	·
00	0xC2	104	
0_	0x06	105	
0	0xFF	106	32-bit integer
00	0xE5	107	0A0B0C0D Mem
$\begin{array}{c c} & & & \Rightarrow a+1: 0 \\ & & \Rightarrow a+2: 0 \\ & & \Rightarrow a+3: 0 \end{array}$ little endian			



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8			
LDUR	X4, [)	K5, #100]	
LDURB	X3, [X	5, #102]	
STUR	X3, [X	5, #100]	
STURB	X4, [X	5, #102]	

https://	poweter.ebm
Add X3	eChat powcoder
X4	I .

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

	ARM	LEGv8		<b>2 X</b> 1
LDUR LDURB STUR STURB	<b>X3</b> ,	[X5 <sub>,</sub>	#100] <b>, #102</b> #100] #102]	]
	,	L J		

https://posteberf.ebm			
Add X3	eChat powcoder		
X4	1		

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

	ARM	LEGv8	
LDUR LDURB STUR	Х3,	[X5,	#100] #102] <b>#100]</b>
STURB			#102]

https://	posieber.ibbm
Add X	0x00000000000000000000FF Chat powcoder
X4	<u> </u>

workspace	start	
0xFF	0x02	100
0x00	0x03	101
0x00	0xFF	102
0x00	0x05	103
0x00	0xC2	104
0x00	0x06	105
0x00	0xFF	106
0x00	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

	ARM	LEGv8	7 1
LDUR LDURB STUR STURB	X3, X3,	[X5, [X5,	#100] #102] #100] <b>, #102]</b>
		-	_

https://poweboorf.ebm		
Add X	0x00000000000000000000FF Chat powcoder	
X4		

workspace	start	
0xFF	0x02	100
0x00	0x03	101
0x02	0xFF	102
0x00	0x05	103
0x00	0xC2	104
0x00	0x06	105
0x00	0xFF	106
0x00	0xE5	107

## Assignment Project Exam Help Add WeChat powcoder

Assignment Project Exam Help

https://powcoder.com

Pause

Add WeChat powcoder

The next example is a review of Lecture 4 worksheet 1. Pause, complete the worksheet, then proceed.



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8				
LDUR	X4,	[X5,	#100]	
LDURB	ХЗ,	[X5,	#102]	
STURB	Х3,	[X5,	#103]	
LDURSW	X4,	[X5,	#100]	

https://	poweber.ibm
Add X	eChat powcoder
X4	1

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8			
LDUR	Х4,	[X5,	#100]
LDURB	Х3,	[X5,	#102]
STURB	ХЗ,	[X5,	#103]
LDURSW	X4,	[X5,	#100]

https://	posteter.idm
Add X3	eChat powcoder
X4	0xE5FF06C205FF0302

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

	ARM	LEGv8	7 1
LDUR LDURB STURB LDURSW	<b>X3</b> ,	[X5 <sub>,</sub>	#100] , #102] #103] #100]

https://	posteber.ebm
Add X3	0x000000000000000000000000000000000000
X4	0xE5FF06C205FF0302

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

	ARM	LEGv8	7 1
LDUR	Х4,	[X5,	#100]
LDURB	Х3,	[X5,	#102]
STURB	Х3,	[X5 <sub>2</sub>	, #103]
LDURSW	Х4,	[X5,	#100]

https://	posieber.ibm
Add X3	eChat powcoder
X4	0xE5FF06C205FF0302

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
0xFF	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

	ARM	LEGv8	
LDUR	X4,	ΓX5.	#100]
LDURB			#102]
STURB	Х3,	[X5,	#103]
LDURSW	Х4,	[X5 <sub>.</sub>	, #100]

https://	poweber.idom
Add X3	eChat powcoder
X4	0xFFFFFFFFFF0302

workspace	start	l
	0x02	100
	0x03	101
	0xFF	102
0xFF	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

## Assignment Project Exam Help Logistics Add WeChat powcoder

- There are 4 videos for lecture 4
  - L4 1 ARM-ISA Arithmetic-Logical Instructions
  - L4\_2 ARM-ISA\_MessionyshestruPtropsct Exam Help

  - L4\_3 ARM-ISA\_Memory-Instructions\_Examples
     L4\_4 C-to-Assembly
- There are two worksheats of ow becchare wooder
  - 1. LEGv8 Assembly
  - 2. C to Assembly

## Assignment Project Exam Help Add WeChat powcoder

L4\_4 C-to-Assignment Project Exam Help https://powcoder.com


EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

#### Assignment Project Exam Help Learning Objectives Add WeChat powcoder

- Translate C-code statements to ARM assembly code
  - Break down complex C-code instructions into a series of assembly operations
  - Map variables to registers ment Project Exam Help

https://powcoder.com

Add WeChat powcoder





Write ARM assembly code for the following C expression (the array holds 64-bit integers):

#### Register to variable mapping

X1→a

X2→b

X3→i

X4→start address of names


#### C-code instruction

a = b + names[i];

#### Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder





Write ARM assembly code for the following C expression (the array holds 64-bit integers):

#### Register to variable mapping

X1→a

X2→b

X3→i

X4→start address of names

#### C-code instruction

a = b + names[i];

#### **ARM LEGv8**

```
Assignment Project Examinate pray offset i*8

ADD X6, X4, X5 // calculate address of names[i]

LDUINTOS[X600#0coderleadnnames[i]

ADD X1, X2, X7 // calculate b + names[i]

Add WeChat powcoder
```

#### Assignment Project Exam Help Converting C to assembly — Example #2

Worksheer

Write ARM assembly code for the following C expression (assume an int is 4 bytes, unsigned char is 1 byte)

Register to variable mapping

X1→pointer to y

C-code instructions

Assignment Project Exam Help
struct { int a; unsigned char b, c; } y;

y.a = https://powcoder.com

Add WeChat powcoder

#### Assignment Project Exam Help Converting C to assembly — Example #2

Worksheer

Write ARM assembly code for the following C expression (assume an int is 4 bytes, unsigned char is 1 byte)

```
Register to variable mapping
```

X1→pointer to y

#### C-code instructions

```
Assignment Project Exam Help struct { int a; unsigned char b, c; } y;

y.a = https://powcoder.com
```

#### Add WeChat powcoder

```
LDURB X2, [X1, #4] // load y.b

LDURB X3, [X1, #5] // load y.c

ADD X4, X2, X3 // calculate y.b + y.c

STURW X4, [X1, #0] // store y.a

See

supplemental video for detailed explanation
```

**ARM LEGv8** 

How do you determine offsets for struct sub-fields?

Next lecture will detail

## Assignment Project Exam Help Logistics Add WeChat powcoder

- There are 4 videos for lecture 4
  - L4 1 ARM-ISA Arithmetic-Logical Instructions
  - L4\_2 ARM-ISA\_MessionyshestruPtropsct Exam Help

  - L4\_3 ARM-ISA\_Memory-Instructions\_Examples
     L4\_4 C-to-Assembly
- There are two worksheats of ow becchaten wooder
  - 1. LEGv8 Assembly
  - 2. C to Assembly