EECS 370 Final Exam

Winter 2020

Notes:

- Closed book. Closed notes.
- 10 problems on 16 pages Count them to be sure you have them all.
 Calculators without wireless are allowed, but no PDAs, Portables, Cell phones, etc.
- This exam is fairly long: don't spend too much time on any one problem.
- You have 20 minutes for the exam.
 Some questions may be included ifficult than others. You may want to skip around.
- Partial credit cannot be given if work is not shown.

Assign And the Spanning Property Assign And the Spanning Property

Write your uniquame on the line provided at the top of each page.

•	he University of Michigan Engineering honor code. Please sign below to kept the honor code pledge:
I have neither given n Honor Code.	Accepted Woodhis Realthop De Wich Collections of the
Signature:	
Name:	
Unigname:	

Problem 1: Short Questions

A) We have two caches with the same block size, number of sets and associativity. When comparing the one with a LRU policy versus the one with a MRU policy (the most recently inserted block is the first to be evicted), the LRU cache will have better spatial locality

Points: / 5

Circle one: True or False

B) Multi-level page tables will use less memory than a single level page table when the process accesses the whole virtual memory address space.

True https://powcoder.com Circle one:

C) A 64 bit system has more virtual addresses fran a 32 bit system so the page size must be larger for the 64 bit system

Circle one: True or False

D) What combination of data hazard and control hazard resolution will always result in the lowest CPI on the pipeline discussed in class. Circle all the right choices:

- a. Detect and for ward detect and stall wcoder.com
- b. Detect and stall speculate and squash
- c. Detect and stall/ detect and stall
- d. Detect and forward/speculate and squash powcoder
- E) Assuming the cache is physically addressed what combination of events is not likely to occur, Circle all the possible choices:
 - a. Cache: Hit, TLB: Hit, Page Fault: No.
 - b. Cache: Hit, TLB: Miss, Page Fault: Yes.
 - c. Cache: Miss, TLB: Miss, Page Fault: No.
 - d. Cache: Miss, TLB: Hit, Page Fault: Yes.

```
Problem 2: Noop! Any Closer and It's a Hazard
                                                                Points: / 10
1
            lw
                         0
                                     2
                                                 neg1
2
            lw
                                     1
                                                 social
                         0
                                                 dist
3
            lw
                        0
                                     3
4
  loop
            add
5
                                     0
                                                 4
            add
                         5
                                     5
6
                                                 6
            nor
7
                                     2
            add
8
            beq
                      https://powcoder.com
9
            beq
10 end
            halt
            .fill
11 neg1
            Assignment Project Exam Help
12 social
13 dist
Suppose you ran the above LC2K assembly code through the 5-stage pipeline from lecture until
         Assignment/Project Exhippedp
it halts.
A. Select all registers that cause a RAW data hazard in a detect and stall pipeline? [4 pts]
   a. reg0
                  https://powcoder.com
   b. reg1
   c. reg2
   d. reg3
                 Add WeChat powcoder
   e. reg4
   f. reg5
   g. reg6
                                                           Answer: b,d,f
B. How many noops would result from using detect and stall to resolve data hazards? [3 pts]
(3, 4) \rightarrow 2 \text{ noop}
loop runs 5 times
(4, 6) \rightarrow 1 \text{ noop * 5} (7, 8) \rightarrow 2 \text{ noop * 5}
2 + (1 * 5) + (2 * 5) = 17 \text{ noops}
                                                             Answer:____17_____
C. How many noops would result from using data forwarding to resolve data hazards? [3 pts]
(3, 4) \rightarrow 1 \text{ noop}
```

Answer:____1___

Problem 3: Trees and Branches

Points:	/ 15

Consider the following assembly program which counts the number of odd numbers. Assume all registers are initialized to zero.

```
lw 0 1 one
               //r1 = 0x1
     Iw 0 4 four //r4 = 4
    beg 3 4 end //begA
loop
     nor 3 3 5
     nor 1 1 2
     nor 2 5 5 //r5 tateps://powcoder.com beq 0 5 even //beqB
     add 6 1 6
               //r6 counts the odd numbers
     add 3 1 3 Assignment Project Exam Help
end
one
     fill 1
     Assignated type bet Exmonted p
four
```

- A) Write the sequence of branch decisions for each beq instruction. Let "taken" be denoted as "T" and "not taken as "N" [4 pts]

 a) beqA:___NNNNT___

 b) beqB:__ATNTN_WeChat powcoder

 c) beqC: ACCOUNT WeChat powcoder

 d) Combined sequence of branches seen by a global branch predictor:___NTT NNT NTT NNT T
- B) What percentage of total branches do we predict correctly for each of the following prediction schemes? (express answers as fractions)

Problem 4: Tracing the Pipe

Points:

___/ 15

Consider the LC2K program below. Assume the same pipeline as presented in the lecture. Recall that we have IF/ID, ID/EX, EX/MEM and MEM/WB intermediate pipeline registers to pass data between stages for each clock cycle.

```
lw
                 0
                      1
                                       // lw1
                            covid
                      2
     lw
                 0
                            var2
                                       // lw2
loop
     add
                 1
                      2
                                        // add1
                 3
                            3
     nor
                                       // nor1
                 4
     bea
                 4
     nor
                 2
                      3
                            loop
                                       // beq2
     beq
     halt
                  signment Project Exam Help
covid .fill
var2 .fill
```

PART 1) Assume that the pipe interpoles data hazards using detect and forward, and control hazards using speculate and squash (predicting not taken).

a) What pipeline register(s) will supply the operand valA (regA value) to ALU in the execution stage for instruction 1 POWCOUCT.COM

IDEX, (There is no dependency for the first instruction)

b) What pipeline register (s) with subdy the option to the property option of the property option of the property option of the property of th

<u>MEMWB for reg2</u> (Forward from IW1 in its WB stage),

<u>IDEX for reg1</u> (lw1 finishes execution so the registers are updated)

c) What pipeline register(s) will supply the operands to ALU inputs in the execution stage for instruction nor1? [2 pts]

<u>EXMEM for both</u>, regA and regB are the same, (Forward from add1 in it's MEM stage)

d) What pipeline register(s) will supply the operands to ALU inputs in the execution stage for instruction beq2? [3 pts]

IDEX for reg2 and reg3

e) You observe weird behavior with this program; nor2 seems to never have been executed. Will it ever be fetched into the pipeline? Why/Why not? [2 pts]

.Yes. We are predicting not taken so our pipeline will fetch the next 3 instructions after beq1 until it realizes that we are branching. Then it will set those to noop and actually fetch the proper instruction

PART 2) You want to check if anything changes if you reconfigure your pipeline. Now you use detect and stall to resolve both data and control hazards.

f) What pipeline register(s) will supply the operands to ALU inputs in the execution stage for instruction add1? [2 pts]

IDEX, (We always stall until the hazard is resolved)

g) Will nor2 ever be fetched into the pipeline? Why/Why not? [2 pts]

No. We stall until the BEQ instructed pinshes execution from the branch is taken, because of this we branch to beg2 after instead of fetching nor2.

Assignment Project Exam Help

Assign And the Spanning Assign And Assign An

https://powcoder.com

Add WeChat powcoder

Problem 5: The C Musketeers

Consider a cache with the following specifications:

• Byte-addressable Memory

• 2-Way Set Associativity

Block Size: 16 bytesCache Size: 64 bytes

• Memory Size: 64 KB (64 * 1024 bytes)

The following addresses are referenced. Assume cache is empty initially. Determine whether each reference is a hit or a missing given a missing propertie type mass as compulsory, capacity, or conflict.

Points: ___/ 10

Assignment Project Exam Help						
Reference	Hit / Miss	Type (if miss)	Exam Heip			
0x0342	Miss	Gonpulsor Chat To				
0x054A	Miss	Compulsory	[1.5 pts]			
0x034B	Hit https:	7/nowcoder	[1.5 pts]			
0x020F	Miss	Compulsory	[1.5 pts]			
0x0543	Miss Add	WeChat pow	11.5 pt ler			
0x083C	Miss	Compulsory	[1.5 pts]			
0x017D	Miss	Compulsory	[1.5 pts]			

Problem 6: Caches to caches, disk to disk

Consider a virtual memory system with a **single-level page-table**, **fully-associative TLB**, **physically addressed data cache**, and the following specs:

Points: / 20

- 1 MB physical memory, 4 GB virtual memory (32-bit virtual address),
- Data Cache, fully associative, 16 byte block size

Note that upon retrieval, data is sent to CPU instantly with updates occurring in negligible time

Given are the following latency and following states of hardware components for an arbitrary process PID 11 (note that valid bits, LRU bits, etc. were removed for the sake of brevity).

Hardware Component TLB Data Cache Main Memory Disk

Access Time Assi 1 cyclement 1 Delegiect 3 Cycles HD2002 cycles

TI	Assie	nAdd	PID 11 Pa	age Table	DAMAC	Data Cache Tag
Virtual Page #	Physical Page #	,	Virtual Page #	Physical Page #		0xFBC5
0xFE	0xFBC	ittps:/	/ Paywo	coger	.com	0x4210
0x00	0xAE4	11 1	0x01	0x87C	1	0x87E2
0x4C	0x421	Aaa v	v e _{xe} n	at _{xt} BO	wcode	OxAE4A
0x77	0xABC		0x99	0x5A1		0x54FE

A) Determine the **page size** based on given parameters and contents of TLB, page table, data cache tags. [10 pts]

Answer: ____256____ bytes

- **B)** Please give the latency of following **virtual** address accesses. Assume (1) Components remain unmodified for each access (i.e. each accesses should be simulated independently). (2) If the PTE is not present in the page table, the data is not present in cache or memory and it takes one disk access to fetch both data and PTE. (3) Page Table is never cached. To get partial credit show the breakdown of cycles in your answer.
 - 1. 0x01E2 Answer: 1 + 30 + 1 + 30 = 62 cycles [2.5 pts]
 - 2. 0xE9A5 Answer:1 + 30 + 100,000 = 100,031 cycles [2.5 pts]
 - 3. 0x00B0 Answer: 1 + 1 + 30 = 32 cycles [2.5 pts]
 - 4. 0xFE59 Answer:1 + 1 = 2 cycles [2.5 pts]

Problem 7: Benchmarking Again!

We have a pipeline processor with the following component latencies: Memory Access: 60ns; Register Read: 5ns, Register Write: 10ns; ALU: 20ns; Other: 0ns

We run a program with 1000 instructions:

- 40% add/nor
 - 20% immediately followed by a dependency
 - 30% followed by a dependency 1 instruction away
 - 10% followed by a dependency 2 instructions away
- 30% lw
- https://powcoder.com

Points:

/20

- 10% immediately followed by a dependency
- 30% followed by a dependency 1 instruction away
- 5 Mollowed by a dependency Pinstructions aw Exam Help
- 10% beg
 - 40% taken
- 5% Assignment Pechet Example 1p

A) On the normal 5-stage pipeline discussed in lecture (using detect-and-forward for data hazards, internal forverding, and speculate-and-squash-predict net-taken control hazards) what is the Execution Time 1 (show your work to get partial credit) 12 pts, 6 pts]

dd Wechat powcoder Clock Period:

#Cycles (Base) = 1000+4 = 1004 #Cycles (Data Hazards) = 1000(0.3*0.1*1) = 30 #Cycles (Control Hazards) = 1000(0.1*0.4*3) = 120#Cycles (Total) = 1004+30+120 = 1154 Cycles Clock Period = 60ns

Execution Time = 1154*60 = 69240ns

- B) Letao comes in and thinks he might be able to do better. He makes the following changes.
 - He creates his Magic Box v2.0, capable of handling all beq logic (equality check and PC setting) in a single stage of execution. The component itself runs in 25ns. He places MBv2.0 in the **Execute** stage of the Pipeline where it runs in parallel with the normal ALU unit.
 - On top of this, Letao also decides that the Memory Access time is too long, so he splits the **Memory** stage into <u>3</u> different cycles: Mem1, Mem2, Mem3; each stage taking **20ns**.

The sw instruction is capable of finishing its write to memory by Mem2, but *lw* doesn't finish reading from Memory until Mem3.

- The **Fetch** stage uses a new memory which takes 20ns.
- All data still gets forwarded to the Execute stage.
- Letao's pipeline still uses detect-and-forward for data hazards, internal forwarding, and speculate-and-squash predict not-taken for control hazards. Show your work to get partial credit.

With his updated design, however program? [2 pts, 10 pts]

Clock Period: Assignment Project Exam Help

Now need to add 2 stalls for lw followed 1-away-by dependency

Now need to add 2 stalls for lw followed 1-away-by dependency

Now need to add 1 stall for lw followed 2-away by dependency

Clock Period = 25ns

https://powcoder.com

#Cycles (Base) = 1000+6 = 1006

#Cycles (Data Hazards) = 1000(0.3*0.1*3 + 0.3*0.3*2 + 0.3*0.05*1) = 285

#Cycles (Control Hazards) = 1006+285+80 = 1371

Execution Time = 1371*25 = 34275ns

Problem 8: Cubical Hierarchy

You are given a byte-addressable processor which uses 42-bit virtual addressing. The system has 4 GB of RAM installed. You've been asked to design a virtual memory system with three-level page tables for this processor given the following parameters:

Points: /10

- Page size: 4 KB
- All page table entries are 4 bytes.
- Second and third level page tables occupy one page.
- First (super) and second level page table entries store the <u>physical page number</u> of the next level page table.
- Third level page tables entrep size philaical value runt com

The breakdown of bits of virtual address and physical address is shown below.

Assignment Project Exam Help

Virtual Address: 42 bits

Super page 18818	nament VPC6	Bat Pampe	Elip t
10 bits	10 bits	10 bits	12 bits

https://powcoder.com

Physical Address: 32 bits

Physical page number	WeChat po	wcoder
20 bits	12 bits	

How many memory pages in total needed to store all the hierarchical page tables for accessing every element of an array: [10 pts]

int my_big_array[4*1024][1024*1024]?

Answer: ___1 (super) + 4 (2nd) + 4096 (3rd) = 4101____ pages

Array size = 16 GB, every element is accessed so the whole of 16 GB needs to be addressed.

Each 3rd level page-table covers 1024 (#PTE) * (physical page size) 4 K = 4 MB of virtual memory space, need 16 GB/ 4MB = 4K 3rd level page tables.

Each 2nd level page-table covers 1024 (#PTE) * 4 MB (mem. addressed by each 3rd level table) = 4 GB of virtual memory space, thus need 16 GB / 4 GB = 4 2nd level page tables.

Problem 9: Virtualizing the Virtual

Consider the following system:

Virtual address space size : 4KB
Page size : 256 bytes
Physical memory size : 8 pages
Page replacement policy : LRU
Page table entry size : 16 bytes

Byte addressable alchitecture://powcoder.com
Single-level page table

Page table size : 256 bytes

Notes: Assignment Project Exam Help

Points: /20

On a page fault, the page table is updated before allocating a physical page.

Physical page #0 (reserved for OS) and pages allocated to page tables cannot be replaced.

If more than one free page (a / judget page) to be replaced.

If there are no free pages, LRU policy is used to select the page to be replaced.

Assume that two processes with Process ID 270 and 370 respectively, have been running on this new architecture. https://powcoder.com

The initial state of physical memory is shown below:

Physical Page # (PPN)	hat powcode Memory Contents
0x0	Reserved for OS
0x1	Page Table of PID 270
0x2	Page Table of PID 370
0x3	
0x4	
0x5	PID 270: VPN 0
0x6	PID 370: VPN 3
0x7	

Fill in the blank space(s) for each row below.

Part	Time	Process ID	Virtual Address (VA)	Virtual Page # (VPN)	Physical Page # (PPN)	Page Fault? (Y/N)	Physical Address (PA)	
A.	0	270	0x027	0x0	0x5	N	0x527	
	•							
B.	1	270	0xF8A httr	DS://DOV	vcoder.co	om [°]	0x38A	
			1	1				
C.	2	370	Assignr	nent Pr	oject Exa	am ^y He	p 0x401	
			A -	1 *** 01		•		
D.	3	3 7 S	signante	ht Reoj	et Pame	PHelip	0x727	
			1 44	11	1			
E.	4	270	nttps:	//powc	oder, con	1 N	0x3CA	
Add WeChat powcoder								
F.	5	370	0xA00	0xA	0x6 (evicted)	Υ	0x600	
G.	6	370	0x92D	0x9	0x4	N	0x42D	

A [2 pts]

B [2 pts]

C [2 pts]

D [4 pts]

E [3 pts]

F [4 pts]

G [3 pts]

Problem 10: Let's Use That Cache Nicely

Consider the pseudo code below for an Algorithm A:

The computer used to run this algorithm has a byte addressable main memory of size 64KB, and 32 byte fully associative cache with LRU replacement policy. The block size of cache is 4 bytes. Assume analy A significant address 0x0000 and array B safety address of 0x0100. Assume only arrays A and B are accessed from cache and memory, all other variables are mapped to registers. Note, cache is empty when the program starts executing the loops.

Points: /25

A) How many last grant and the missipate English of the population of the population

```
Answer 60 hits and 68 misses hits 2.//powcoder.com
```

A new programmer proposes a new Afgorithm B for the math, but he took EECS 370 (Aha!).

```
#define TILE 4 Add WeChat powcoder
float A[4];
float B[16]; //float size is 4 bytes
....
for(int t=0; t < 16; t+=TILE)
  for(int i=0; i < 4; i++)
    for(int j=t; j < t + TILE && j < 16; j++)
      result += 0.561 * A [i] + 0.99 * B[j] + 3.142;</pre>
```

B) How many data cache hits and cache misses are there for the new Algorithm B? [13 pts]

```
Answer ___99 ____ hits and ____29 ___ misses
```

C) Will a larger or smaller value of TILE result in the highest number of hits? Which array's (array A or array B) locality is improved with your choice of answer? [6 pts]

Answer	smaller	A's locality

```
Algorithm A: Total accesses = 4 * 16 * 2 = 128
(1 M + 15 H (Array A, A is not replaced because of LRU)
+ 16 M (Array B)) * 4
60 H, 68 M
Algorithm B: Total accesses = 4 * 16 * 2 = 128
99 H, 29 M
                   https://powcoder.com
Access pattern for
0, 100, 101, 102, 103,
1, 100, 101, Alszigment Project Exam Help
3, 100, 101, 102, 103,
0, 104, Assignificative Glat Exmedietp
2, 104, 105, 106, 107,
"." https://powcoder.com
\overset{\text{t=0, i=0 to 4, }}{\text{24 H, 8M}}\overset{\text{i=0}}{\text{Add}}\overset{\text{i=0}}{\text{WeChat powcoder}}
1 M + 3 H (Array A) 4 M (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
t=4, i=0 to 4, j=4 to 7
LRU based pattern. 25 H, 7M
4 \text{ H} (Array A) + 4 \text{ M} (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
t=8, i=0 to 4, j=8 to 11
LRU based pattern. 25 H, 7M
4 \text{ H} (Array A) + 4 \text{ M} (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
```

```
1 M + 3 H (Array A) + 4 H (Array B)
1 M + 3 H (Array A) + 4 H (Array B)

t=12, i=0 to 4, j=12 to 15
LRU based pattern. 25 H, 7M

4 H (Array A) + 4 M (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
1 M + 3 H (Array A) + 4 H (Array B)
```

TILE	Cache Hits	Gachn Misses	ent P	roject Exa	ım Help
1	ASS1Q	14 1 ²⁹	1 1/1/26	Tile size = 1 keeps A tocal in cache tocal EQWO	o Hel n
3	100	28		J • • • • • • • • • • • • • • • • • • •	racip
5	97	ttps://	/powo	coder.com	
	A	Add W	VeCha	Tile size =6, keeps B local, but still misses because can't keep all	er
6	100	28		of it due its larger size	
7	65	63			

```
Byte address Algorithm A: ((1M + 3H) + 15*4H)*4 for Array A + (1 M + 3H)*16 * 4
= 68 M + 444 H
```

Byte address Algorithm B: 29 M, 483 H