

Assignment Project Exam Help

Add WeChat powcoder

## 20. Caches: Set Associative

---

Assignment Project Exam Help

EECS 370 – Introduction to Computer Organization – Fall 2020

<https://powcoder.com>

Satish Narayanasamy  
Add WeChat powcoder

EECS Department  
University of Michigan in Ann Arbor, USA

© Narayanasamy 2020

The material in this presentation cannot be  
copied in any form without written permission

# Assignment Project Exam Help

## Announcements

Add WeChat powcoder

---

Upcoming deadlines:

HW4

due Nov 10<sup>th</sup>

Project 3

due Nov. 12<sup>th</sup>

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder

Grading policy: [Best of two](#)

# Assignment Project Exam Help


## Fully-associative caches



# Assignment Project Exam Help

## Fully-associative cache: Placement & Access

Add WeChat powcoder




# Assignment Project Exam Help

## Direct-mapped caches

Add WeChat powcoder

A block can go  
to **one** location



<https://powcoder.com>


Add WeChat powcoder

## Memory

0	78
1	29
2	120
3	123
4	71
5	150
6	162
7	173
8	18
9	21
10	33
11	28
12	19
13	200
14	210
15	225

# Assignment Project Exam Help

## Direct-mapped cache: Placement & Access



# Assignment Project Exam Help

**This lecture** Add WeChat powcoder

---

## Set Associative Caches

**Idea** Assignment Project Exam Help

**Illustration** <https://powcoder.com>

**3C problem** Add WeChat powcoder

# Assignment Project Exam Help

## The middle ground.

Add WeChat powcoder

---

### Set associative caches

Partition memory into regions, like direct mapped but fewer partitions

Associate a region to a set of cache lines

Check tags for all lines in a set to determine a HIT

Treat each line in a set like a small fully associative cache

LRU (or LRU-like) policy generally used

Assignment Project Exam Help

<https://powcoder.com>


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache: Placement & Access

Add WeChat powcoder



# Assignment Project Exam Help

## Cache Organization Comparison

Cache size = 8 bytes (for all caches)

Block size = 2 bytes

#blocks = 4

Fully associative

# blocks per set = all blocks = 4 in this example;


so, also correct to view this cache as 4-way associative



<https://powcoder.com>

Direct mapped: (#blocks per set = 1)

2-way associative (#blocks per set = 2)



# Assignment Project Exam Help

## Cache Organization: Equations

Add WeChat powcoder

Block

$$\#blocks = \text{cache size} / \text{block\_size}$$

$$\#cache \text{ lines} = \#blocks$$

$$\text{block\_offset\_size} = \log_2(\#block\_size)$$

## Assignment Project Exam Help

Set

$$\#sets = \#lines / \#ways = \#lines / (\text{lines per set})$$

Direct-mapped:  $\#sets = \#lines / 1$

2-way associative:  $\#sets = \#lines / 2$

n-way associative:  $\#sets = \#lines / n$

fully-associative:  $\#sets = 1$  (all lines are in 1 set)

$$\text{set\_index\_size} = \log_2(\#sets)$$

$$\text{Tag size} = \text{address size} - \text{set\_index\_size} - \text{block\_offset\_size}$$

# Assignment Project Exam Help

## Class Problem 1

Add WeChat powcoder

---

For a 32-bit address and 16KB cache with 64-byte blocks, show the breakdown of the address for the following cache configuration:

Assignment Project Exam Help

A) fully associative cache

B) 4-way set associative cache

<https://powcoder.com>

Add WeChat powcoder

C) Direct-mapped cache

# Assignment Project Exam Help

## Class Problem 1 (Solution)

Add WeChat powcoder

For a 32-bit address and 16KB cache with 64-byte blocks, show the breakdown of the address for the following cache configuration:

Assignment Project Exam Help

$$\#lines = 16KB / 64 \text{ byte} = 256$$

$$\text{Block\_offset\_size} = \log(\text{block\_size}) = \log(64) = 6 \text{ bits}$$

A) fully associative cache <https://powcoder.com> B) 4-way set associative cache

$$\text{Tag} = 32 - 6 = 26 \text{ bits}$$

Add WeChat powcoder

$$\#sets = \#lines / \text{ways} = \#lines / 4 = 64$$

$$\text{Set Index size} = \log(64) = 6 \text{ bits}$$

C) Direct-mapped cache

$$\#sets = \#lines / \text{ways} = \#lines / 1 = 256$$

$$\text{Set\_index\_size} = \log(\#sets) = \log(256) = 8 \text{ bits}$$

$$\text{Tag} = 32 - 6 - 8 = 18 \text{ bits}$$

$$\begin{aligned} \text{Tag} &= \text{address\_size} - \text{set\_index\_size} - \text{block\_offset\_size} \\ &= 32 - 6 - 6 \\ &= 20 \text{ bits} \end{aligned}$$

# Assignment Project Exam Help

Add WeChat powcoder

---

Assignment Project Exam Help

**Set Associative Caches: Illustration**

<https://powcoder.com>

Add WeChat powcoder

# Assignment Project Exam Help

## Set-associative cache example (Write-back, write allocate)

Add WeChat powcoder

Processor		Cache		Memory		Tag	Index	Block_offset
<div>Ld R1 ← M[ 1 ]</div> <div>Ld R2 ← M[ 5 ]</div> <div>St R2 → M[ 7 ]</div> <div>St R1 → M[ 4 ]</div> <div>Ld R3 ← M[ 0 ]</div> <div>Ld R2 ← M[ 8 ]</div> <div><div>R0</div><div>R1</div><div>R2</div><div>R3</div></div>		V	data	0	78	00	0	0
				1	29	00	0	1
				2	120	00	1	0
				3	123	00	1	1
				4	71	01	0	0
				5	150	01	0	1
				6	162	01	1	0
				7	173	01	1	1
				8	18	10	0	0
				9	21	10	0	1
				10	33	10	1	0
				11	28	10	1	1
				12	19	11	0	0
				13	200	11	0	1
				14	210	11	1	0
				15	225	11	1	1
		Misses: 0						
		Hits: 0						

Assignment Project Exam Help

<https://powcoder.com>


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 1)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 1)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 2)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 2)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 3)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 3)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 4)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 4)

Add WeChat powcoder






# Assignment Project Exam Help

## Set-associative cache (REF 5)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 5)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 6)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 6)


Add WeChat powcoder



# Assignment Project Exam Help

## Set-associative cache (REF 6)

Add WeChat powcoder



# Reasons for cache misses a.k.a. The **3C's** of Cache Misses

---

## Compulsory miss

First reference to any block will always miss

Also sometimes called a “**cold start**” miss

Assignment Project Exam Help

## Capacity miss

<https://powcoder.com>

Cache is too small to hold all the data

Would have had a hit with an infinite cache

## Conflict miss

Would have had a hit with a fully associative cache

# Assignment Project Exam Help

## Classifying Cache Misses

Add WeChat powcoder

Can we classify a cache miss into one of the following?

**Compulsory miss**

**Capacity miss**

**Conflict miss**

Assignment Project Exam Help

Yes! Simulate three different caches

<https://powcoder.com>

Simulate with a cache of unlimited size (cache size = memory size)

- Any misses must be **compulsory misses**

Add WeChat powcoder

Simulate again with a fully associative cache of the intended size

- Any new misses must be **capacity misses**

Simulate a third time, with the actual intended cache

- Any new misses must be **conflict misses**

# Assignment Project Exam Help

## Fixing cache misses

Add WeChat powcoder

### Compulsory misses

First reference to an address

No way to completely avoid these

Reduce by **increasing block size (spatial locality)**

This reduces the total number of blocks

Assignment Project Exam Help

### Capacity misses

<https://powcoder.com>

Would have a hit with a large enough cache

Reduce by **building a bigger cache**

Add WeChat powcoder

### Conflict misses

Would have had a hit with a fully associative cache

Cache does not have enough associativity

Reduce by **increasing associativity**



# Assignment Project Exam Help

## 3 C's Sample Problem

Add WeChat powcoder

Consider a cache with the following configuration:

write-allocate

Cache size = 64 bytes

Block size = 16 bytes

2-way associative.

16-bit byte-addressable ISA. (address size is 16 bits)

LRU replacement policy.

Assignment Project Exam Help

<https://powcoder.com>

Assume the cache is empty at the start.

Add WeChat powcoder

For the following memory accesses, indicate whether the reference is a hit or miss, and the type of a miss (compulsory, conflict, capacity)

# Assignment Project Exam Help

## 3 C's Practice Problem – Address sequence

Add WeChat powcoder

---

### Address

0x00

0x14

0x27

0x08

0x38

0x4A

0x18

0x27

0x0F

0x40

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

# Assignment Project Exam Help

## 3 C's Practice Problem – Simulate infinite cache

Add WeChat powcoder

---

### Address

0x0	0
0x1	4
0x2	7
0x0	8
0x3	8
0x4	A
0x1	8
0x2	7
0x0	F
0x4	0

Tag

Block\_offset

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

# Assignment Project Exam Help

## 3 C's Practice Problem – Simulate fully associative cache

Add WeChat powcoder

Address

		tag
0x0	0	<input type="text"/>
0x1	4	
0x2	7	<input type="text"/>
0x0	8	
0x3	8	<input type="text"/>
0x4	A	
0x1	8	<input type="text"/>
0x2	7	
0x0	F	
0x4	0	
Tag	Block_offset	

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

# Assignment Project Exam Help

## 3 C's Practice Problem – Simulate given set associative cache

Add WeChat powcoder

Address

Tag  
Set index

0x0 0

0x1 4

0x2 7

0x0 8

0x3 8

0x4 A

0x1 8

0x2 7

0x0 F

0x4 0

Block\_offset



Assignment Project Exam Help

Set 0

<https://powcoder.com>

Add WeChat powcoder

Set 1



# Assignment Project Exam Help

## 3 C's Practice Problem – 3 C's

Add WeChat powcoder

Address	Infinite	FA	SA	3Cs
0x00	M	M	M	
0x14	M	M	M	
0x27	M	M	M	
0x08	H	H	H	
0x38	M	M	M	
0x4A	M	M	M	
0x18	H	M	H	
0x27	H	M	M	
0x0F	H	M	M	
0x40	H	H	M	

# Assignment Project Exam Help

## 3 C's Practice Problem – 3 C's

Add WeChat powcoder

Address	Infinite	FA	SA	3Cs
0x00	M	M	M	Compulsory
0x14	M	M	M	Compulsory
0x27	M	M	M	Compulsory
0x08	H	H	H	---
0x38	M	M	M	Compulsory
0x4A	M	M	M	Compulsory
0x18	H	M	H	---
0x27	H	M	M	Capacity
0x0F	H	M	M	Capacity
0x40	H	H	M	Conflict

# Assignment Project Exam Help

## Cache Parameters vs. Miss Rate

---

Cache Size

Block Size

Associativity

Replacement policy

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



# Assignment Project Exam Help

## Questions to ask

Add WeChat powcoder

---

Can block size be not power of 2?

Can number of sets be not power of 2?

Can number of ways be not power of 2?

Can we have 3-way set associative cache?

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

# Assignment Project Exam Help

## Cache Size [Add WeChat powcoder](#)

---

Cache size in the total data (not including tag) capacity

bigger can exploit temporal locality better

not ALWAYS better

Too large a cache adversely affects hit & miss latency

smaller is faster => bigger is slower

access time may degrade critical path

Too small a cache

doesn't exploit temporal locality well

useful data replaced often


**Working set:** the whole set of data  
executing application references

**Within a time interval**

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



# Assignment Project Exam Help

## Block size (also called Line size)

---

Block size is the data that is associated with an address tag

Sub-blocking: A block divided into multiple pieces (each with  $V$  bit)

Can improve “write” performance

Too small blocks

don't exploit spatial locality well

have larger tag overhead

Too large blocks

too few total # of blocks


likely-useless data transferred

Extra bandwidth/energy consumed

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



# Assignment Project Exam Help

## Associativity

Add WeChat powcoder

How many blocks map to the same set (same set index)?

Larger associativity

lower miss rate, less variation among programs

diminishing returns

Assignment Project Exam Help

Smaller associativity

lower cost

faster hit time

Especially important for L1 caches

Power of 2 associativity?

<https://powcoder.com>

Add WeChat powcoder

hit rate

