Assignment Project Exam Help Add WeChat powcoder

18. Block Size and Writes

Assignment Project Exam Help

EECS 370 – Introduction to Computer Organization – Fall 2020

Addwechatpowcoder

EECS Department
University of Michigan in Ann Arbor, USA

© Narayanasamy 2020

The material in this presentation cannot be copied in any form without written permission

Announcements WeChat powcoder

Upcoming deadlines:

Assignment Project Exam Help

HW4

due Nov 10th
due Nov. 12th://powcoder.com Project 3

Add WeChat powcoder

Midterm regrade issues are being worked out. Should be resolved this week.


Add WeChat powcoder

Assignment Project Exam Help


Recap: Memory HierapshypandcOdcheoThe Basics

Add WeChat powcoder


Memory Technology Design Space



Memory hierarchy: Leveraging locality of reference



Memory in a Modern System Coder



Intel Optane Add WeChat powcoder



Intel Optane web page



Theme Article

Language Support for Memory Persistency

Aasheesh Kolli

Pennsylvania State University and VMware Research

Examinive sity of Vichos

Amazon Web Services

Stephan Diestelhorst
ARM Research

William Wang
University of Michigan

Peter M. Chen

ARM Research

Satish Narayanasamy University of Michigan

Thomas F. Wenisch University of Michigan

owcoder

Abstract—Memory persistency models enable maintaining recoverable data structures in persistent memories and prior work has proposed ISA-level persistency models. In addition to these models, we argue for extending language-level memory models to provide persistence semantics. We present a taxonomy of guarantees a language-level persistency model could provide and characterize their programmability and performance.

■ Persistent memories (PMs), such as Intel's upcoming 3D XPoint memory, ¹ offer the durability of disk, better density than DRAM, and DRAM-like performance. These properties have spawned myriad efforts to adopt PM in computer systems. A particularly disruptive potential PM use case is to host in-memory recoverable data structures. PMs blur the traditional divide between a byte-addressable, volatile main memory, and a block-addressable, persistent storage. This memory

Digital Object Identifier 10.1109/MM.2019.2910821

Date of publication 16 April 2019; date of current version 8

May 2019.


allows programmers to directly manipulate recoverable data structures using processor loads and stores, rather than relying on performancesapping software intermediaries like the operating system and file system.²

Ensuring the recoverability of data structures requires programmers to be able to control the order stores reach PM. With out-of-order processing and write-back caching, stores may reach PM out of order, compromising data structure recoverability. Existing systems do not provide efficient mechanisms to enforce the order in which stores are written back. Recent work has proposed *persistency models* to provide programmers an interface to control the order persistent stores write

0272-1732 © 2019 IEEE Published by the IEEE Computer Society IEEE Micro

Cache: Importance Chat powcoder

Caches consume



Review: A simple cache architecture

V/I	Tag Array	Data Array	
1	Addr-3	data-3	cache line
0	Addr-5	data-5	
0	Assignment Proj	ecta Exam Help	cache block
1	Addr-7 https://powc	data-7 coder.com	

A cache memory consists of multiple tag/block pairs (called cache lines) Add WeChat powcoder

Address is searched across all tags in parallel.

At most one tag will match

If there is a tag match, it is a cache HIT

If there is no tag match, it is a cache MISS

Temporal Locality eChat powcoder

The principle of temporal locality in program references says that if you access a memory location (e.g., 0x1000) you will be more likely to re-access that location (e.g., 0x1000) than you will be to reference some other random location Assignment Project Exam Help

Temporal locality saystany: mpg wocoden. Should be placed into the cache It is the most recent reference location Add WeChat powcoder

Temporal locality says that data in least recently referenced (or least recently used – LRU) cache line should be evicted to make room for the new line

Because the re-access probability falls over time as a cache line isn't referenced, the LRU line is least likely to be re-referenced

Tracking LRU dd WeChat powcoder

```
Naïve method
```

```
Maintain LRU_rank per cache line

Set the LRU_rank of newly accessed block to 0. Increment others by 1.

Replace cache line with nightst Project Rexam Help

Area overhead: log(number of cache lines) per cache line
```

Problem — AMAWeChat powcoder

Assume main memory access time does not include cache access time.

Suppose that accessing a cache takes 10ns while accessing main memory in case of cache-miss takes 100ns. Assignsthen a verge of the cache hit rate is 97%?

https://powcoder.com

Add WeChat powcoder

To improve performance, the cache size is increased. It is determined that this will increase the hit rate by 1%, but it will also increase the time for accessing the cache by 2ns. Will this improve the overall average memory access time?

Problem —AMATweChat powcoder

Suppose that accessing a cache takes 10ns while accessing main memory in case of cache-miss takes 100ns. What is the average memory access time if the cache hit rate is 97%?

To improve performance, the cache size is increased. It is determined that this will increase the hit rate by 1%, but it will also increase the first accessing the cache by 2ns. Will this improve the overall average memory access time?

$$AMAT = 12 + (1 - 0.98)*100 = 14 \text{ ns}$$

This lecture Add WeChat powcoder

Cache blocks

Spatial locality

Assignment Project Exam Help

Problems

https://powcoder.com

Stores: Write-through vs White backe Chat powcoder

Assignment Project Exam Help How can we reduce the overhead for each cache line? Add WeChat powcoder


lru 1 1 110 1 7 170 Assignmagnt dataject Exam Help

https://powcoder.com

Cache bigger units Abah Weeshat powcoder

Each block has a single tag, and blocks can be whatever size we choose.

Increasing cache block size reduces (tag and other) overhead



Block size: Idea WeChat powcoder

If you increases eightee block joize Exam Help


https://powcoder.com => Increases data per cache line Add WeChat powcoder


=> Increases data per tag + reduces tag size


Add WeChat powcoder Cache **Memory Processor** 2 cache lines 3-bit tag field Ld R1 A Mignment Project Exam Help 3
Ld R2


Ld R2


M [5] Ld R3 \leftarrow M[Lt p Ld R2 \leftarrow M[0] R0 **R1 R2 R3**


























Spatial Locality WeChat powcoder

When we accessed address 1, we also brought in address 0.

This turned out to be a good thing since we later referenced address 0 and found it in the cache.

Assignment Project Exam Help

Spatial locality in a program says that if we reference a memory location (e.g., 1000), we are more likely to reference a location near it (e.g. 1001, 999) than some random location.

Storing arrays in memory: Row major vs Column major

$$A = egin{bmatrix} a_{11} & a_{12} & a_{13} \ a_{21} & a_{22} & a_{23} \end{bmatrix}$$

could be stored in two possible ways:

Assignment Project Exam Help


Row major is

a common choice

. (ssionm	ient Project	Exam Hein
	Address	Row-major order	EXam Help Column-major order
	http	$\mathrm{r.com}^{a_{11}}$	
	1	a_{12}	a_{21}
	Add	WeChat po	wcodęr
	3	a_{21}	a_{22}
	4	a_{22}	a_{13}
	5	a_{23}	a_{23}


Spatial Locality WeChat powcoder

Observation: Applications access data near to what they just accessed




Spatial Locality WeChat powcoder

Observation: Applications access data near to what they just accessed



Spatial Locality WeChat powcoder

Observation: Applications access data near to what they just accessed



Importance som cacheroir Performande:

Cache Aware code can be several times faster than non-Aware code

```
#include<stdio.h>
                                        #include<stdio.h>
                                                                       Live demo:
#include<stdlib.h>
                                        #include<stdlib.h>
                                                                       See L1 3 370 Course Overview
#define N 20000
                                        #define N 20000
                                                                       Video at minute 18:00
int arrayInt[N][N];
                                        int arrayInt[N][N];
                            Assignment Project Exam Help int main(int argc, char **argv)
int main(int argc, char
  int i, j;
                                                                                   j = 0 j = 1
                                                                                                 i = N - 1
                                          int count = 0;
  int count = 0;
                                         WeChat powcoder
                                                                              i = 0
  for(i=0; i < N; i++)
                                                                              i = 1
                                            for(j = 0; j < N; j++)
    for(j = 0; j < N; j++)
                                                count++;
        count++;
                                                                             i = N - 1
                                                arrayInt[i][i] = 10;
        arrayInt[i][j] = 10;
                                            printf("Count :%d\n", count);
    printf("Count :%d\n", count);
```

Basic Cache organization powcoder

Decide on the block size

How? Simulate lots of different block sizes and see which one gives the best performance

Common cache block sizes: 32, 64 or 128 bytes

Assignment Project Exam Help
Larger block sizes reduce cache area overhead by:

Reducing number of cache lines. (therefore number of tags and other meta-data) Reducing each tag size

> Add WeChat powcoder Address

Tog	Block
lag	offset

Block size = 2 ^ (block offset)

sizeof(block offset) = log2(block size)


Tag size = address_size - block_offset_size

Practice Arobern Confice the register and cache state after executing the


instruction sequence Add WeChat powcoder

Aud WECHal Du) w couer	
Processor	Cache	Memory
	2 cache lines	0 78
	2-bit tag field	1 29
	4-byte block	2 120
Assign	ment Project Exam V tag data	m HeFp 123
	V tag data	4 71
Ld R2 ← M[12] Ld R3 ← M[15] htt	ps://Bowdoder.com	m 5 150
Ld R3 ← M[15] Ld R1 ← M[4]		6 162
	ld WeChat powco	der 7 173
	id Weendage	8 18
	0	9 21
		10 33
R0		11 28
R1		12 19
R2		13 200
R3		14 210
		15 ₃₆ 225

Solution to Rractice Problem coder



Solution to Practice Problem coder



Class Problem 1 WeChat powcoder

Given a cache with the following configuration: cache size is 8 bytes, block size is 2 bytes, fully associative, LRU replacement. The memory address size is 16 bits and is byte addressable.

1. How many bits are for each tag? How many blocks in the cache?

Assignment Project Exam Help

2. For the following reference stream, indicate whether each reference is a hit or miss: 0, 1, 3, 5, 12, 1, 2, 9, 4 https://powcoder.com

3. What is the hit rate?

Add WeChat powcoder

4. How many bits are needed for storage overhead for each block?

Class Problem 1 WeChat powcoder

Given a cache with the following configuration: cache size is 8 bytes, block size is 2 bytes, fully associative, LRU replacement. The memory address size is 16 bits and is byte addressable. Assume 2 bits per cache line to implement LRU.

- How many bits are for each tag? How many blocks in the cache?

 Tag = 16 1 Assignment Pitsoject Exam Help 2 byte blocks, 8 bytes total = 4 blocks. https://powcoder.com
- 2. For the following reference stream, indicate whether each reference is a hit or miss: 0, 1, 3, 5, 12, 1, 2, 9, 4 M,H,M,M,M,H,H,M,Mdd WeChat powcoder
- 3. What is the hit rate? 3/9 = 33 %
- 4. How many bits are needed for storage overhead for each block?

Overhead =
$$15 (Tag) + 1 (V) + 2 (LRU) = 18 bits$$

We are assuming 2 bits per cache line to store the LRU rank.

More efficient solutions for LRU exists: log2(#cache lines!) = log2(4!) = 5 bits

Class Problem 2 WStorage overhead

Consider the following cache:

32-bit byte addressable ISA

Cache size 64KB (kilo-bytes) = 64 * 8 kilo-bits = 512 Kilo-bits

Cache block size:

Cache block size: 64 Bytes
Write-allocate, write-backgnment-Project Exam Help

Recall: 1 kilobyte = 1024 bytes (NOT 1000 bytes!)

Add WeChat powcoder

What is the cache area overhead (tags, valid, dirty, LRU)?

Class Problem 2 weterage overhead

```
Consider the following cache:
```

32-bit byte addressable ISA

Cache size 64KB (kilo-bytes) = 64 * 8 kilo-bits = 512 Kilo-bits

Cache block size: 64 Bytes
Write-allocate, write-backgroupent-Cache Exam Help

Recall: 1 kilobyte = 1024 bytes (NOT 1000 bytes!)

Add WeChat powcoder

What is the cache area overhead (tags, valid, dirty, LRU)? Assume log(#blocks) bits for LRU.

```
Tag
               = 32 \text{ (Address)} - 6 \text{ (block offset)} = 26 \text{ bits}
#blocks
           = 64K / 64
                                                      = 1024
               = log(#blocks)
LRU bits
                                                      = 10 bits
Overhead per block
                              = 26(Tag) + 1(V) + 1(D) + 10(LRU)
                                                                     = 38 bits
Total overhead for cache
                              = 38 bits * #blocks = 38 * 1024
                                                                     = 38912 bits
```


Add WeChat powcoder

Handling Stores: Assignment Project Exam Help

write-through white what we will be write through the what we will be write through the write through

Add WeChat powcoder

Add WeChat powcoder



What about stores? Chat powcoder

```
Where should you write the result of a store to an address X?

If address X is in the cache

Write to the cache.

Should we also white is numerate Project Exam Help

(yes - write-through: policy) coder.com

(no - write-back policy – write only when modified cache block is evicted)

Add WeChat powcoder
```

If address X is not in the cache

Allocate address in the cache?

yes - allocate-on-write policy

no - directly write to memory, no allocate-on-write policy

Assignment Project Exam Help Handling stores (write-through)


Add WeChat powcoder Cache **Memory Processor** Assignment Project Exam Help 3
Ld R1←M[1] V tag data Help 3 Ld $R2 \leftarrow M[$ ptps://p**A**wcoder.com St $R1 \rightarrow M[5]$ Ld R2 ← M[14 Hd We Chat powcod R0 **R1** Misses: 0 **R2** Hits: **R3**

Assignment Project Exam Help write-through (REF 1)


Add WeChat powcoder Cache **Memory Processor** Assignment Project Exam Help 3
Ld R1 ← M[1] V tag data

Help 3 Ld $R2 \leftarrow M[$ https://povcoder.com St R1 \rightarrow M[5] Ld R2 ← M[14 dd We that powcod R0 **R1** Misses: 0 **R2** Hits: **R3**


Assignment Project Exam Help write-through (REF 1)




Assignment Project Exam Help write-through (REF 2)




Assignment Project Exam Help write-through (REF 2)




Assignment Project Exam Help write-through (REF 3)




Assignment Project Exam Help write-through (REF 3)




Assignment Project Exam Help write-through (REF 4)




Assignment Project Exam Help write-through (REF 4)



Assignment Project Exam Help write-through (REF 6)



Assignment Project Exam Help write-through (REF 6)



How many reads/writes to main memory in a write-through cache?

Each cache miss reads a block (2 bytes in our example) from main memory Total reads from main memory: 8 bytes

Each store writes a byte to main memory; 2 bytesder.com

Add WeChat powcoder

But, cache miss rate < 20%.

total main memory reads due to cache misses << main memory writes in a write-through cache

Write-through vs. write-back powcoder

Can we also design the cache to NOT write all stores to memory immediately?

We can keep the most recent copy in the cache and update the memory only when that data is evicted from the cache (a write-back policy).

Assignment Project Exam Help

Do we need to write-back all evicted cache blocks?

No, only blocks that have been standard into coder

Keep a "dirty bit":

reset when the line is allocated set when the block is stored into

If a block is "dirty" when evicted, write its data back into memory.

Handling stores (write-back)

Add WeChat powcoder			
Processor	Cache	Memory	
		0 78	
		1 29	
		2 120	
Assignm	ent Project Exam V d tag data	Help 3 123	
Ld R1 ← M[1]	V d täg data	4 71	
Ld R2 \leftarrow M[7] ps	://Bowcoder.com	5 150	
$\begin{array}{c} \text{St } R1 \rightarrow M[5] \\ \text{St } R1 \rightarrow M[5] \end{array}$		6 162	
Ld R2 ← M[14 dd	WeChat powcode	7 173	
	<u> </u>	8 18	
		9 21	
		10 33	
R0		11 28	
R1	Misses: 0	12 <u>19</u>	
R2		13 <u>200</u>	
R3	Hits: 0	14 210	
		15 225	

Assignment Project Exam Help write-back (REF 1)

Add WeChat powcoder Cache **Memory Processor 78 29** 120 Assignment Project Exam Help 3
Ld R1 ← M[1] V d tag data 4 **123 71** Ld R2 ← M[7t]ps://powcoder.com **150** 162 St $R1 \rightarrow M[5]$ Ld R2 ← M[14 dd WQ Chat powcod **173** 18 21 33 10 28 11 R0 12 19 R1 Misses: 0 13 200 **R2** 210 Hits: 14 **R3** 15 225

Assignment Project Exam Help write-back (REF 1)

Add WeChat powcoder Cache **Memory Processor** Assignment Project Exam Help 3
Ld R1 ← M[1] V d tag data 4 St $R1 \rightarrow M[5]$ Ld R2 ← M[14 dd + V2 Chat powcod R0 R1 Misses: 1 **R2** Hits: **R3**

Assignment Project Exam Help write-back (REF 2)

Add WeChat powcoder Cache **Memory Processor** Assignment Project Exam Help 3
Ld R1 ← M[1] V d tag data 4 Ld $R2 \leftarrow M[$ at ps:/poveoder/200St $R1 \rightarrow M[5]$ Ld R2 ← M[14 dd + V2 Chat powcod R0 R1 Misses: 1 **R2** Hits: **R3**

Assignment Project Exam Help write-back (REF 2)


Add WeChat powcoder Cache **Memory Processor** Assignment Project Exam Help 3
Ld R1 ← M[1] V d tag data 4 Ld $R2 \leftarrow M[$ https://power.eom St $R1 \rightarrow M[5]$ Ld R2 M[14 11d W 1-0 3 10 1620 R0 R1 Misses: 2 **R2** Hits: **R3**

Assignment Project Exam Help write-back (REF 3)

Add WeChat powcoder Cache **Memory Processor** Assignment Project Exam Help 3

Ld R1←M[1] V d tag data 4 St R1 \rightarrow M[5] Ld R2 M[14 11d W 1-0 3 10 1620 R0 R1 Misses: 2 **R2** Hits: **R3**


Assignment Project Exam Help write-back (REF 3)



Assignment Project Exam Help write-back (REF 4)

Add WeChat powcoder Cache **Memory Processor** Assignment Project Exam Help 3
Ld R1 ← M[1] V d tag data Help 3 Ld $R2 \leftarrow M[$ at ps:/powcode=1.73 m St $R1 \rightarrow M[5]$ Ld R2 \leftarrow M[1A dd \rightleftharpoons \checkmark Lo 3t no 162 od R0 R1 Misses: 2 **R2** Hits: **R3**

Assignment Project Exam Help write-back (REF 4)




Assignment Project Exam Help write-back (REF 5)


Add WeChat powcoder Cache **Memory Processor** Assignment Project Exam Help 3

Ld R1←M[1] V d tag data 4 Ld $R2 \leftarrow M[$ 7t] ps. $\frac{2}{3}$ 1 1 2 2 3 $\frac{1}{3}$ St $R2 \rightarrow M[$ 0 1 2 3 $\frac{1}{3}$ 1 2 3 $\frac{1}{3}$ 1 3 $\frac{1}{3}$ 2 3 $\frac{1}{3}$ 3 $\frac{1}{3}$ St R1 \rightarrow M[5] Ld R2 M[14 dd Wech 2 poveod R0 R1 Misses: 3 **R2** Hits: **R3**

Assignment Project Exam Help write-back (REF 5)



Assignment Project Exam Help write-back (REF 5)



How many reads/writes to main memory in a write-through cache?

Each cache miss reads a block (2 bytes in our example) from main memory Total reads from main memory: 8 bytes

Each store writes a byte to main memory; 4 bytesder.com

Add WeChat powcoder

For this example, would you choose write-back or write-through?

Summary: Questions to ask about a cache

```
Cache design (so far):

How many bytes of data storage?

What is the block size?

How many lines?

What is the replacement policy? (LRU? LFU? FIFO? Random?)

(spatial locality)

(temporal locality)
```

https://powcoder.com

Performance

What is the hit rate? Add WeChat powcoder

What is the latency of an access?

Area overhead

How much overhead storage? (tags, valid, dirty, LRU)

Add WeChat powcoder

Assignment Project Exam Help


Interactive tools

https://powcoder.com

Add WeChat powcoder

Interactive tool: weches powcoder

URL: Cache interactive simulator



Interactive tool: wipeline powcoder

URL: Pipeline interactive simulator

