The need of the additional voltage source  $V^{1}$  can be eliminated by modifying the shown. guil as shown.

Vo Fig. 2.89


etino 2my uctor also

ques

itage

In this arrangement the battery V<sub>R</sub> not only acts as the reference voltage, but it also keeps diode D2 conducting.

Yet another circuit which provides for temperature compensation is as shown.



This arrangement, the clipping level  $V_R$  is quite independent of  $V_\gamma$  and hence is not ected by changes of temperature.

# 211 Clamping circuits

We know that a capacitor blocks the passage of direct current. Hence when a honsinusoidal, periodic signal is transmitted through a capacitive coupling circuit, it ones its d.c. component. If it is necessary to restore to the signal its d.c. component at later stage. other stage, the signal needs to be passed through a clamping circuit. Since the restorer or let restorer or 'd.c. inserter' circuit.

clamping circuit also finds use when the d.c. value of a signal is to be shifted one level to another level.

Basically clamping circuits use reactive elements like capacitors in conjunction. resistors and nonlinear elements like diodes.


# 2.12 Classification of clamping circuits

Primarily clamps are of two types :

- (i) Negative clamp (or positive peak clamper)
- (ii) Positive clamp (or negative peak clamper).

These are studied in the following paragraphs.

This is also termed as positive peak clamper, since the circuit clamps the positive of a signal to the control of the control of the circuit clamps the positive of the circuit clamps the circuit c peak of a signal to zero level. This type of clamper introduces a negative de la Hence the name. Hence the name negative clamp. The basic circuit is as shown.



D is an ideal diode and C is a capacitor.  $[R_f = 0 \text{ and } V_f = 0 \text{ for the ideal diode}].$ Let the input be a sinusoidal signal given as  $v_j = V_m \sin \omega t$ .

During the first quarter cycle of the input wave, when v, goes positive, it is seen that the diode gets forward-biased and hence conducts. The capacitor C gets charged. At the end of the quarter cycle,  $V_i = V_m$ . The capacitor charges to  $V_m$  volts, with polarity as shown.




Fig. 2.92

ase the

ze

US

siti


112.

Since  $R_f = 0$ , there is no voltage drop across the diode, with the results

As the instantaneous amplitude decreases during the second quera or expect the capacitor to discharge. But this cannot happen, since there was a through which it can discharge. The voltage across C remains V The output voltage is  $v_0 = v_i - V_m$ .

During the negative half-cycle, the diode gets reverse-biased and don't During the subsequent positive half-cycles, the voltage across the capy fixed at V and when steady state is reached, we have :

charged capacitor acts as a voltage source Vm. The equivalent circuit is as



For 
$$v_i = 0$$
,  $v_0 = -V_{m'}$   
For  $v_i = V_{m'}$ ,  $v_0 = 0$ ,  
For  $v_i = -V_{m'}$ ,  $v_0 = -2$ ,  $V_{m'}$ 

upon the above equation, at steady state (after about 5 cycles), the wave form the output voltage is plotted. It is as shown.

It can be seen that the positive extremities of the output voltage are clamped o zero level.

The peak-to-peak amplitude of the input wave = 2V\_m

The peak-to-peak amplitude of the output wave =  $2V_{m}$ .


the output wave is also seen to be sinusoidal.

there is no distortion of wave-form. The circuit merely clamps (i.e. limits) the positive peaks to zero level.

## 2.12.2 Modified clamping circuit

As studied earlier, the capacitor charges to voltage  $V_m$  at the end of the first warter cycle, during which the diode conducts. During the subsequent positive ocursions of the input signal, the capacitor cannot discharge as and when the amplitude oes below Vm


This is due to the absence of resistance through which the capacitor can discharge. norder to enable the capacitor to discharge, either the capacitor or the diode must be hunted by a suitable resistance. The more usual practice is to have a resistance cross the diode as shown in the modified clamping circuit of fig.2-94.



If, after attaining steady state, the amplitude of the input signal is abruptly decreased, as t = t, in the figure, it is found that a transient state results, and the positive peaks which were hitherto clamped at zero level, no longer attain

However, as the capacitor discharges due to the diminuation of the signal amplitude, the voltage across C decreases exponentially; the positive peaks approach zero progressively as shown,


until after a few cycles, steady state is again reached and the positive and a clamped to zero level thereafter.



### 2.12.3 Positive clamp

This is also termed as negative peak clamper, since this circuit clamps to negative peaks of a signal. The negative peak clamper introduces a positive at value; hence the name positive clamp.

The basic circuit is as shown.



Let the input signal be  $v_i = V_m$  sin at. It is clear that the diode gets forward-blased and conducts, as  $v_i$  goes negative. The capacitor charges to voltage  $V_m$  with polarity as shown.

Just like for the negative clamp we studied earlier, under steady state conditions, we have for the positive clamp :

Based on the above relationship between v<sub>g</sub> and v<sub>s</sub> the output voltage wave form a pletted. It is as shown.

It is seen from fig.2-97, that the negative peaks of the input signal are clamped to zero level. Peak to-peak amplitude of output votage is 2V , which is the same as that of the leput signal.

There of the sig

The shown.

V. \*

0-

Exemp

of diffe

Piput I





Fig. 2.97

There is no distortion of wave form. The circuit merely clamps the negative peaks of the signal to zero level.

The modified positive clamp, with the inclusion of the shunt resistance, is as shown.



At steady state, the charged capacitor behaves like a voltage source V<sub>m</sub>.

that

When the input is a symmetrical square wave, the output wave forms, in respect of different clamping circuits are as shown.

input wave form

