


High-Level Synthesis: mapping rules to clocked HW


- bsc (the BSV compiler/synthesis tool) transforms BSV source code into traditional, clocked Verilog RTL
 - The RTL can be simulated in a Verilog simulator
 - The RTL is also further synthesizable into gates using existing tools like DC (ASIC)and XST (FPGA)
 - (bsc can also produce a directly compiled simulation, called Bluesim. Actually we
 mostly debug using Bluesim, and often skip Verilog sim completely.)
- Although we may execute Verilog, we always think of execution (and debug) in BSV source terms (sequence of rule firings, BSV data types)
 - A tool (Bluespec Development Workstation, BDW) provides a source-level view, even though you may be executing Verilog or Bluesim
- · Analogy:
 - · We compile C code to assembly/machine code
 - · We actually execute machine code
 - · But we think (and debug) in terms of C source-level statements, variables and types
 - Tools (like gdb) preserve this illusion


It is very important to keep this distinction between "logical" semantics (BSV rules) and "implementation semantics" (Verilog RTL).

© Bluespec, Inc., 2012


bluespec







In BSV, we formalize hardware-inspired constraints into a simple semantic model of scheduling constraints on pairs of methods.



ruleA (invoking methods mAi) and ruleB (invoking methods mBj) may fire in the same clock, and in the order shown, if:

- (of course) both their conditions (CAN_FIRE) are true
- All constraints between each method mAi and method mBj are satisfied

Every primitive module comes with the constraints on each pair of its methods:

Constraint	Meaning
mA conflict_free mB	ruleA and ruleB can be concurrent, in either order
mA < mB	ruleA and ruleB can be concurrent, with ruleA before ruleB
mB < mA	ruleA and ruleB can be concurrent, with ruleB before ruleA
mA conflict mB	ruleA and ruleB can never be concurrent
© Bluespec, Inc., 2012	


© Bluespec, Inc., 2012

Method schedule constraints

Where do these scheduling constraints on methods of primitive modules come from? From practical HW considerations (ease of mapping into HW).

E.g., for the register primitive, a scheduling constraint is: _read < _write

One can see that this maps easily into hardware: during a clock, we can only read the old value (from previous clock edge) and when we write, it is only visible at the next clock edge.



bluespec © Bluespec, Inc., 2012

Method schedule constraints

Where do these scheduling constraints on methods of primitive modules come from? From practical HW considerations (ease of mapping into HW).

Another reason why a primitive may have a scheduling constraint: resource limitation

E.g., a register file with one read port:

interface RegFile #(type index_t, type data_t);
 method Action upd(index_t addr, data_t d);
 method data_t sub(index_t addr);
endinterface: RegFile

The primitive has a constraint:

sub conflict sub

In HW, the module has one set of input wires to carry the "addr" argument of "sub". These wires can only carry one set of values during a clock.

The "conflict" constraint prevents two rules using "sub" on the same regfile from being scheduled into the same clock.

© Bluespec, Inc., 2012

bluespec

Method schedule constraints

To summarize about method scheduling constraints on primitive modules:

- Different HW primitive modules have different considerations about whether more than one of its interfaces can be operated within a clock, and what is the meaning of such same-clock invocation (orderings, resource constraints, etc.)
- BSV abstracts and formalizes these diverse considerations into a simple, uniform model, method constraints, that directly translate into the simple concept of rule orderings.

© Bluespec, Inc., 2012

bluespec

From method constraints to rule orderings

bsc (the BSV compiler/synthesis tool) converts BSV source code into Verilog RTL.

Conceptually, the synthesized circuits do the following. On each clock,


- all rule conditions are evaluated to see which ones are eligible (CAN_FIRE)
- among the eligible rules, a subset is allowed to fire (equivalently, the
 complementary subset is disallowed to fire) by suitable gating of their action
 "enables". Always, the subset that fires will form a legal ordering with respect to
 the scheduling constraints.
- Thus, the net state transition for each clock can *always* be understood in terms of the logical linear schedule of rules that fired in the clock


© Bluespec, Inc., 2012


· i.e., we can think (and debug) in BSV source code terms


bluespec


Example: no conflict rule r1; $x \le x + 1;$ y. read endrule Rules_ rule r2; $y \le y + 2;$ Clocks endrule x._read y. read Rules___ Clocks There are no constraints between a method of x and method of y, so both rule orderings are legal bsc will synthesize hardware that allows both rules to execute in the same clock. bluespec © Bluespec, Inc., 2012











A small example to build HW intuitions about rules Can you guess what these rules compute? (Hint: "Euclid") rule decr (x <= y && y != 0); y <= y - x; endrule : decr rule swap (x > y && y != 0); x <= y; y <= x; endrule: swap Answer: x ui si ilinsai 'saajsibai il pue x ui sanjen jeijiui jo (Josinig uowwoo jsajeaja) gog buijindwoo Joj wuqijiobje sipijong (Josinig uowwoo jsajeaja) gog buijindwoo Joj wuqijiobje sipijong

