



Bluespec: company overview Company • Founded in 2003 • HQ and engineering in Framingham, Massachusetts; worldwide presence • Patented technology: proven, mature, and shipping since 2005 · Technology roots in MIT research (atomic rule synthesis) and Haskell, a modern functional programming language (for types, parameterization, static elaboration) Panasonic HITACHI Inspire the Next INSTRUMENTS Large networking company Customer many examples more! **Vibrant** Over 50 universities teaching/doing research with Bluespec! research partnerships bluespec © Bluespec, Inc., 2012





Why not use C/C++ for High Level Synthesis?

Bad for modeling hardware parallelism (massive, fine-grained, *heterogeneous* parallelism)

But

- C and C++ were designed and optimized for von Neumann machines (sequential execution, single large flat memory)
- High-level synthesis from C/C++ is based on automatic parallelization from analysis of Control and Data Flow Graphs (CDFGs), a technology that began with vectorization compilers in the 1970s
- 40 years of experience shows that good automatic parallelization for C/C++ only works for simple loop-and-array codes (fine-grain, homogeneous, SIMD-like parallelism)
 - Can't use many C/C++ high-level features in synthesizable code

Note: SystemC adds thread parallelism to C++, but:

- The threads model or parallelism is notoriously error-prone (see E.A.Lee, "The Problem with Threads", IEEE Computer, 39:5, May 2006)
- CDFG analysis becomes much more complicated in the presence of threads
- SystemC is mostly used for abstract modeling, not for IP design (Transaction Level Modeling, or TLM) or HLS of IPs

© Bluespec, Inc., 2012

bluespec

bluespec

Why not use C/C++ for High Level Synthesis? Bad for describing "algotecture" (algorithm/architecture) SW design is quite different from HW design SW design HW design Algorithm for the architecture Algorithm for the target, using suitable languages and computation Design architecture target activity models Fixed architecture and cost model (von Neumann, x86, GPU, VLIW, Vector, ...) Variable architecture and cost model (application-specific) In HW design, algorithm and architecture are deeply linked ("algotecture"). Both need human skill and experience, and languages should support their clear expression. C/C++ are great for sequential algorithm design on von Neumann architectures;

(not good for specifying new parallel algorithm/architecture systems)

© Bluespec, Inc., 2012

