

Topics

- The Clock type, and functions
- · Modules with different clocks
- Clock families
- Making clocks
- Moving data across clock domains
- Synchronizing interfaces

Philosophy

- Safety: use the power of types, type-checking and static analysis to make designs with multiple clocks *robust*
 - No linting tools for clock domain discipline, no late surprises
- Automate the simplest things
- Make it easy to do simple things
- · Make it safe to do more complicated things
- · Work with gated clocks, to enable power management

© Bluespec, Inc., 2012

bluespec

The simplest case

- · Only one clock, one reset
- · Need never be mentioned in BSV source
 - (Note: clocks aren't mentioned in any examples so far!)
- Synthesized modules have an input port called CLK and RST_N
- This is passed to all interior instantiated modules

© Bluespec, Inc., 2012

The Clock and Reset types

- · Clock and Reset are ordinary first-class types
- May be passed as parameter, returned as result of function, etc.
- Can make arrays of them, can test whether two clocks are equal, etc.

Clock c1, c2;

Clock c = (b ? c1 : c2); // b must be known at compile time

© Bluespec, Inc., 2012

bluespec

Default Clock and Reset

- Each module has a special "default" clock and reset
- The default clock and reset will be passed to any interior module instantiations (unless otherwise specified)
- They can be exposed by using the following modules (defined in the Standard Prelude)

module exposeCurrentClock(Clock) ;
module exposeCurrentReset(Reset);

• Example usage:

Clock clk <- exposeCurrentClock; Reset rst <- exposeCurrentReset;

© Bluespec, Inc., 2012

The Clock type

- · Conceptually, a clock consists of two signals
 - · an oscillator
 - · a gating signal
- In general, implemented as two wires
- If ungated, oscillator is running
 - Whether the reverse is true depends on implementation library tool doesn't care

© Bluespec, Inc., 2012

bluespec

Some Clock constructors (modules)

- mkClock #(t initVal, Bool initGate) (MakeClockIfc #(t));
- mkGatedClock #(Bool initGate) (GatedClockIfc);
- mkAbsoluteClock #(Integer start, Integer period) (Clock);
- mkClockDivide r#(Integer divisor) (ClockDividerIfc);

© Bluespec, Inc., 2012

Making clocks with mkClock

```
Bool gateClk = ...; // gate condition

Reg #(Bit#(1)) osc <- mkReg(0);

MakeClockIfc #(Bit#(1)) mc <- mkClock(False,True);

Clock newClk = mc.new_clk;

rule oscillate;
let new_osc = invert(osc);
mc.setClockValue(new_osc);
mc.setGateCond(gateClk);
osc <= new_osc;
endrule
```

- mkClock is a primitive for generating a clock with an arbitrary waveform controlled from within the design.
- newClk is a clock running at half the speed of the current clock, and is gated by 'gateClk'.

© Bluespec, Inc., 2012

bluespec

Making clocks with mkGatedClock

```
Clock clk <- exposeCurrentClock;
GatedClockIfc gc1 <- mkGatedClock(True);
Clock clk1 = gc1.new_clk;
GatedClockIfc gc2 <- mkGatedClock(True, clocked_by clk1);
Clock clk2 = gc2.new_clk;

rule gate_clocks;
    gc1.setGateCond(gateClk1);
    gc2.setGateCond(gateClk2);
endrule
```

- clk1 is a version of clk, gated by gateClk1.
- clk2 is a version of clk1, gated by gateClk2.
 - i.e. it is as the current clock gated by (gateClk1 && gateClk2)
- clk, clk1 and clk2 are from the same family
- · clk and clk1 are ancestors of clk2

© Bluespec, Inc., 2012

Clock families

- All clocks in a "family" share the same oscillator
 - · They differ only in gating
- If c2 is a gated version of c1, we say c1 is an "ancestor" of c2
 - If some clock is running, then so are all its ancestors
- The functions isAncestor(c1,c2) and sameFamily(c1,c2) are provided to test these relationships
 - Can be used to control static elaboration (e.g., to optionally insert or omit a synchronizer)

© Bluespec, Inc., 2012

bluespec

The clockOf() function

- May be applied to any BSV expression, and returns a value of type Clock
- If the expression is a constant, the result is the special value noClock
- The result is always well-defined
 - Expressions for which it would not be well-defined are illegal

```
Reg #(Uint #(17)) x <- mkReg (0, clocked_by c);
let y = x + 2;
Clock c1 = clockOf (x);
Clock c2 = clockOf (y);

Clock c2 = clockOf (y);

Bluespec, Inc., 2012

bluespec
```

6

Some Reset constructors (modules)

- mkReset #(Integer stages, Bool startInRst) (Clock dClkIn, MakeResetIfc);
- mkResetSync #(Integer stages, Bool startInRst) (Clock dClkIn, MakeResetIfc);
- mkAsyncReset #(Integer stages)
 (Reset sRst, Clock dClkIn, Reset);
- mkSyncReset #(Integer stages)
 (Reset sRst, Clock dClkIn, Reset);

See details in \$BLUESPECDIR/../doc/reference_guide.doc

© Bluespec, Inc., 2012 bluespec

Instantiating modules with non-default clocks & resets

• Example: instantiating a register with explicit clock

```
Clock clk <- exposeCurrentClock; // Current Clock
Reset rst <- exposeCurrentReset; // Current Reset
Clock clk1 <- ...; // 2<sup>nd</sup> clock domain
Reset rst1 <- ...; // 2<sup>nd</sup> reset domain

Reg#(Bool) a <- mkRegA(False);
Reg#(Bool) b <- mkReg(True, clocked_by clk1, reset_by rst1);
```

- Modules can also take clocks as ordinary dynamic arguments, to be fed to interior module instantiations
 - (Examples later)

Clock family discipline

- All the methods invoked by a rule (or by another method) must be clocked by clocks from one family
 - · The tool enforces this
- There is no need for special domain-crossing logic when the clocks involved are from the same family
 - · It's all handled by implicit conditions

© Bluespec, Inc., 2012

Clocks and implicit conditions

- The gating condition of an Action or ActionValue method's clock becomes one of the method's implicit conditions
 - So, if the clock is off, the method is unready
 - So, a rule can execute only if all the methods it uses have their clocks gated on

bluespec

bluespec

- This doesn't happen for value methods
 - So, they stay ready if they were ready when the clock was switched off

© Bluespec, Inc., 2012

Clocks and implicit conditions

• Example:

FIFO #(Int#(3)) myFifo <- mkFIFO(clocked_by clk1);

- If clk1 is switched off:
 - myFifo.enq, myFifo.deq and f.clear are unready
 - myFifo.first remains ready if the FIFO was non-empty when the clock was switched off

© Bluespec, Inc., 2012

bluespec

The clock of methods and rules

- · Every method, and every rule, has a notional clock
- For methods of primitive modules (Verilog wrapped in BSV):
 - Their clocks are specified in the BSV wrappers which import them
- For methods of modules written in BSV:
 - A method's clock is a clock from the same family as the clocks of all the methods that it, in turn, invokes
 - The clock is gated on if the clocks of all invoked methods are gated on
 - If necessary, this is a new clock
- The notional clock for a rule may be calculated in the same way


© Bluespec, Inc., 2012

Moving Data Across Clock Domains • Data moved across clock domains appears asynchronous to the receiving (destination) domain • Asynchronous data will cause meta-stability • The only safe way: use a synchronizer

Synchronizers

- Good synchronizer design and use reduces the probability of observing meta-stable data
- Synchronizers needed for all crossings
- Bluespec delivers conservative (speed independent) synchronizers
- User can define and use new synchronizers
- Bluespec does not allow unsynchronized crossings (compiler static checking error)

Bit synchronizer Most common type of (bit) synchronizer FF1 will go meta-stable, but FF2 does not look at data until a clock period later, giving FF1 time to stabilize Limitations: When moving from fast to slow clocks data may be overrun Cannot synchronize words since bits may not be seen at same time **Bluespec. Inc., 2012** **Bluespec. Inc., 2012**



```
Small Example

• Up/down counter, where direction signal comes from separate domain.
• Registers:

Reg# (Bit# (32)) cntr <- mkReg(0); // Default Clk


Reg# (Bit#(1)) up_down_bit <- mkReg(0, clocked_by clk2, reset_by rst2);


• The Rule (attempt 1):

rule countup ( up_down_bit == 1):
    cntr <= cntr + 1;
    endrule


Domain crossing
    cntr <= cntr + 1;
    endrule
```

```
Adding the Synchronizer
                                                           Synchronized
            up_down_bit -
                              send
                                                read
                                                           up_down_bit
             clk2
                               sClk mkSyncBit
                                                dClk
                                                            CLK
             rst2
module mkTopLevel #(Clock clk2, Reset rst2) (Empty);
    Reg# (Bit# (1)) up_down_bit <- mkReg(0, clocked_by clk2, reset_by rst2);
   Reg# (Bit# (32)) cntr <- mkReg (0);
                                                // Default Clock, default Reset
    Clock currentClk <- exposeCurrentClock;
                                                         // Default clock
   SyncBitIfc#(Bit#(1)) sync <- mkSyncBit(clk2, rst2, currentClk); // Bit synchronizer
   rule transfer (True);
      sync.send( up_down_bit );
   endrule
   rule countup ( sync.read == 1 );
     cntr <= cntr + 1;
    endrule
endmodule
                                                                          bluespec
                                    © Bluespec, Inc., 2012
```





Register Synchronizer · Uses common Reg#(a) interface • However, write method has (implicit) ready condition, to allow time for data to be received No guarantee that destination reads the data, only that it arrives Also versions from CurrentClock and to CurrentClock interface Reg#(type t); method Action write(t a); method t _read; module mkSyncReg #(t initialValue, endinterface Clock sClkIn, Reset sRstIn, Clock dClkIn) (Reg#(t)); bluespec © Bluespec, Inc., 2012




```
FIFO Synchronizer

• Good for data buffering across clock domains
• Also versions from CurrentClock, to CurrentClock, etc.

interface SyncFIFOIfc#(type t); method Action enq(t a); method Action deq; method Action deq; method t first; endinterface Reset sRstIn, Clock sClkIn) (SyncFIFOIfc#(t));

Bluespec, Inc., 2012
```



Null Synchronizer · Needed when no synchronization is desired · For example, up/down counter interface ReadOnly#(type t); method t _read; endinterface module mkNullCrossingWire #(Clock dClkIn, dataIn) (SyncFIFOIfc#(t)); module mkTopLevel#(Clock clk2, Reset rst2) (Empty); Reg# (Bit# (1)) up_down_bit <- mkReg(0) ; // Default Clock, default Reset Reg# (Bit# (32)) cntr <- mkReg (0, clocked_by clk2, reset_by rst2); ReadOnly#(Bit#(1)) nullSync <- mkNullCrossing(clk2, up_down_bit); // Null Sync rule countup (nullSync == 1); cntr <= cntr + 1; endrule endmodule bluespec © Bluespec, Inc., 2012

Advantages of Bluespec's synchronizers

- Bluespec provides a full set of speed-independent data synchronizers, with strong interface semantics preventing their misuse
- · But good design practices are still needed
 - · Identify different clock domains early in design
 - Partition design such that there is one clock per module
 - Keep the synchronizations to the interfaces
 - · Limit number of signals which cross clock domains

Specialized synchronizers

- (Topic for Advanced Training)
- · Above synchronizers work for any clock relations
- If there are known relations between clock edges, then synchronizer can be removed
- Bluespec provides some synchronizers for clocks with coincident edges, e.g., divided clocks.
- Users can create their own synchronizers or import their current ones into Bluespec

bluespec © Bluespec, Inc., 2012

Synchronizing interfaces

- The previous examples show a "hardware approach" to clock-domain crossing
 - Designers instantiate a module having different clocks for different methods, and connect it up explicitly
- BSV also has an alternative "linguistic approach", to convert an interface from one clock domain to another
 - mkConverter converts an existing interface to another one of the same type, but on different clock

bluespec

· In this style, more of the details are implicit

© Bluespec, Inc., 2012

Synchronizing interfaces

- oldlfc is clocked by c0
- newlfc is clocked by the current clock
- "4" is a parameter for the conversion (FIFO depth)
- newlfc can be used exactly as oldlfc, but in the current clock domain

typedef Server#(QueryType,RespType) IfcType;

IfcType oldIfc <- mkServer (clocked_by c0);
IfcType newIfc <- mkConverter(4, oldIfc);</pre>

© Bluespec, Inc., 2012

bluespec

Synchronizing interfaces

- · Convertible interfaces form a typeclass ClockConv
 - Other instances can be added by the user. Need only to define mkConverter, in terms of existing primitives
- Not all interfaces are convertible. The following are defined to be convertible in the BSV library:
 - · Get and Put interfaces
 - · Client and Server interfaces
 - Tuples of convertible interfaces

© Bluespec, Inc., 2012

Summary

- The Clock type, and strong type checking ensures that all circuits are clocked by actual clocks
- BSV provides ways to create, derive and manipulate clocks, safely
- BSV clocks are gated, and gating fits into Rule-enabling semantics
- BSV provides a full set of speed-independent data synchronizers, already tested and verified
- The user can define new synchronizers
- BSV precludes unsynchronized domain crossings
- Roadmap: tool will generate SDC constraints identifying all clocks, clocks associated with signals, false paths at clock-domain crossings, etc.

