

BSV Training

Section: FPGAs for emulation, modeling and acceleration

Using Bluespec's tools to execute and debug models/designs/tests on FPGA platforms (even when your target is an ASIC)



© Bluespec, Inc., 2012

Why execute on an FPGA?

- Emulation: take RTL developed for an ASIC IP or SoC and execute it on an FPGA for verification purposes,
 - Why? Traditional RTL simulation is 1,000 to 1,000,000 times too slow, because of the complexity and/or the scale of the IP/SoC
 - · Primary community: Verification Engineers
- Modeling: for architectural exploration, or for early SoC software development, or early firmware development, we execute a model of an IP or an SoC
 - Why? traditional virtual platforms in C, C++, SystemC or RTL are 1,000 to 1,000,000 times too slow, because of the complexity and/or the scale of the model
 - · Primary community: Architects, SW and firmware developers
- Acceleration: we execute a computationally intensive algorithm on an FPGA
 - Why? Fine-grain, complex parallelism can be executed much faster than on a traditional multi-core or multi-threaded processor, or GPGPU
 - Primary community: Scientists in High Performance Computing (HPC)

© Bluespec, Inc., 2012

bluespec

All these need common capabilities and infrastructure

Although emulation, modeling and acceleration are quite different reasons for using an FPGA, and the communities involved are quite different (almost disjoint), they all require the same kind of capabilities and infrastructure:


- · High-level design language for FPGA
- · Co-execution of host software with FPGA model/IP
- High-level host \Leftrightarrow FPA communication facilities
- · FPGA debugging support
- Portability across FPGA platforms
- Low cost FPGA platforms

BSV obviously addresses the first requirement. In this lecture we provide a brief overview of what Bluespec has to offer for the remaining requirements.


© Bluespec, Inc., 2012


bluespec


What is needed to execute your DUT on an FPGA? FPGA board Host "DUT" Models/ "SW" Of course, your DUT needs to be synthesizable to an FPGA, but that is only part of the story ... • High-level control of your DUT from the host (start, stop, reset, single step, ...) · High-level communication of data between host and DUT Abstraction above particular physical communication medium between host and DUT (e.g., PCIe, Ethernet, USB, ...) Mapping between different bit-representations of data on host and DUT • TLM ("transaction level") transactors, instead of signal-level communication · Synchronization of host with DUT · Visibility, from the host, of data inside the DUT · Libraries of pre-built components usable inside and beside the DUT Analogy: • We rarely write software for a "raw" computer---an OS (operating system) provides more comfortable, higher-level abstractions of the raw hardware and devices · Similarly, Bluespec provides tools and infrastructure that make FPGA execution and debug easy, allowing you to focus on your DUT rather than wrestling with raw FPGA board hardware bluespec © Bluespec, Inc., 2012





In the next few slides, we'll go bottom-up:
• SceMi
• Bluespec's transactors
• Overall flow











Beyond basic SceMi: TLM abstractions

Basic SceMi has rather low-level communication APIs:

- · Callbacks on the SW side
- · InPorts and OutPorts on the HW side

Bluespec enables higher-level communications on top of SceMi:

- TLM (Transaction Level Modeling) operations Get/Put on both the SW and the HW side
- Automatic representation-conversion for data types


bluespec


© Bluespec, Inc., 2012


TLM abstractions on the SW side Main InportProxyT OutportQueueT OutportQueueT bsci_dutin_inport bsci_dutout_outport Callbacks are messy because they are called "asynchronously" and need to careful about consistent access to state shared with the main computation Bluespec provides simple queues: Blocking/non-blocking put/get calls to send/receive messages Callbacks are internal implementation details

© Bluespec, Inc., 2012

bluespec







Bluespec's SceMi tool flow

A host-FPGA system is a classical "distributed system":

 Hosts and FPGAs are multiple (and dissimilar) computing agents that communicate with each other

It is therefore not surprising that building and deploying such a system involves similar tasks as in classical distributed computing

- Building multiple executables with different tools
- · Protocols for agents to establish communications with each other
- etc.


Bluespec's emulation toolbox has a 'build' script to automate this flow.


References:

\$(BLUESPEC_HOME)/training/BSV/tutorials/emVM/tutorial-emVM.pdf \$(BLUESPEC_HOME)/doc/BSV/emVM.pdf

© Bluespec, Inc., 2012 bluespec

**Bluespec's SceMi tool flow Software Side Hardware Side | Section | Sect






Bluespec's emulation suite

The following slide mentions more advanced features of Bluespec's emulation suite, including:

- Probes
 - · Ability to view waveforms from signals inside the FPGA DUT
 - (As usual, in BSV source terms, if the DUT was written in BSV)
- Hot-swap Co-simulation
 - Ability to co-simulate a Verilog module in a Verilog simulator in exact lockstep with the same module that is running in the FPGA DUT, thereby providing the full visibility of a Verilog simulator
- · Automatic "control console" generation by which you can
 - · control your FPGA DUT's execution
 - · switch on/off probes, hot-swap co-simulation, etc.

These are described in detail in the references: \$(BLUESPEC_HOME)/training/BSV/tutorials/emVM/tutorial-emVM.pdf \$(BLUESPEC_HOME)/doc/BSV/emVM.pdf

© Bluespec, Inc., 2012 bluespec



BClib (Bluespec Convey library)

Bluespec's library for developing applications on the Convey HPC (High Performance Computing) platform

(also portable to other host-FPGA HPC platforms)

© Bluespec, Inc., 2012 bluespec

Context: Convey "Hybrid Computing" (HC) platforms Convey FPGA based Coprocessor (illustrations from Convey literature, www.conveycomputer.com) Convey coprocessor FPGA based Shared cache-coherent memory Rack-mount box with two boards A standard Intel x86 server board A custom board with 4 user-programmable FPGAs (Virtex 5/6) and large, high-performance memory x86 and FPGAs have shared view of all memory (coherent, same virtual address space) Intel x86 "coprocessor instruction" protocol to hand-off from x86 to FPGA and back Since coprocessor instruction semantics are implemented on FPGAs, each such setup is called a "personality" FPGA memory subsystem: • 8 memory banks with parallel access from each FPGA (80 GB/s total) Pipelined (up to ~256 requests in flight) Out-of-order read responses. Requests/responses carry user-supplied 32b tag Fire-and-forget writes; weak ordering; memory 'fence' op to wait for write-completions bluespec © Bluespec, Inc., 2012

BClib: complete Kit and Reference Manual BClib kit includes: C and BSV libraries to dramatically simplify SW-HW linkage and bluespec communication BClib: Bluespec libraries for $^{\mathsf{TM}}$ Convey $^{\mathsf{TM}}$ HC computers Integrated Bluesim simulation of full SW-HW app BSV facilities to deal with highperformance memory pipelining, memory ordering, memory routing Version 1.0 August 15, 2012 Copyright @ 2012 Bluespec, Inc., All Rights Reserved. Reference Manual with detailed workedout examples It is possible to build sophisticated apps now in days/weeks/few months, compared to a year or more We expect BClib libraries to be easily portable to other host-FPGA platforms. bluespec © Bluespec, Inc., 2012

