Skip to content

Commit

Permalink
#1 #2 move store_rc_update to public
Browse files Browse the repository at this point in the history
  • Loading branch information
Mingkai-Li committed Aug 11, 2023
1 parent 87b4012 commit 0a6c073
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions riscv/processor.h
Original file line number Diff line number Diff line change
Expand Up @@ -628,6 +628,8 @@ class processor_t : public abstract_device_t, public isa_parser_t
inline bool is_pure_capstone() const {
return sim->is_pure_capstone();
}
/*add for capstone: RC down when overwriting a cap during store*/
void store_update_rc(uint64_t addr, bool is_aligned=true);

private:
simif_t* sim;
Expand All @@ -651,8 +653,6 @@ class processor_t : public abstract_device_t, public isa_parser_t
insn_desc_t opcode_cache[OPCODE_CACHE_SIZE];

void take_pending_interrupt() { take_interrupt(state.mip->read() & state.mie->read()); }
/*add for capstone: RC down when overwriting a cap during store*/
void store_update_rc(uint64_t addr, bool is_aligned=true);
void take_interrupt(reg_t mask); // take first enabled interrupt in mask
void take_trap(trap_t& t, reg_t epc); // take an exception
void disasm(insn_t insn); // disassemble and print an instruction
Expand Down

0 comments on commit 0a6c073

Please sign in to comment.