



**SRM Institute of Science and Technology**  
**College of Engineering and Technology**  
**School of Computing**

Mode of Exam  
**ONLINE**

**Common to Computing Technologies/Networking and Communication/Computational Intelligence/Data science and Business systems**

SRM Nagar, Kattankulathur – 603203, Chengalpattu District, Tamilnadu

**Academic Year: 2021-22 (ODD)**

**Test: CLAT-3**

**Date: 31/01/2022**

**Course Code & Title: 18CSS201J – Analog and Digital Electronics**

**Duration: 100 Mins**

**Year & Sem: II & III**

**Max. Marks: 50**

**Course Articulation Matrix:**

Course Outcomes	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	H	H													
CO2	H	H													
CO3	H		H	H											
CO4	H	H	H	H	H							H			
CO5	H		H	H	H										
CO6			H	H		H			H						

**Part - A**

**(30 x 1 Marks = 30 Marks)**

**Instructions: Answer all the questions**

Q. No	Question	Marks	BL	CO	PO	PI Code
1	In a SR Flip-Flop, indeterminate state means (A) Set Q = 1 and Q = 0. (B) Set Q = 0 and Q = 1. (C) input SR are equal to 0 (D) input SR are equal to 1 ANS: D	1	2	4	1	1.6.1
2	The output of JK flip flop when J=1, K=0 is (A) 1 (B) 0 (C) No change (D) High impedance ANS: A	1	1	4	1	1.6.1
3	The fastest operation among the given circuits is (A) counter (B) shift register (C) Synchronous circuit (D) multiplexer ANS: D	1	2	4	1	1.6.1
4	Which of the following statement is FALSE with respect to synchronous circuit (A) The flip flops are used as delays (B) The output of the system may/ may not depend on the states (C) The same clock is shared by all the flip flops (D) State diagram and state table are a part of the system design ANS: A	1	2	4	1	1.6.1

5	<p>The present output <math>Q_n</math> of an edge triggered JK flip-flop is logic 1. If <math>K=1</math>, then <math>Q_{n+1}</math> will be</p> <p>(A) 0 (B) 1 (C) don't care (D) can't be determined</p> <p>ANS: A</p>	1	3	4	1,2	1.6.1
6	<p>The input and control signals to a T flip flop are <math>T=1</math>, <math>\overline{\text{PRESET}}=0</math>, <math>\text{CLEAR}=1</math>, (assume <math>Q=1</math>) then the output of the flip flop will be</p> <p>(A) 0 (B) 1 (C) don't care (D) can't be determined</p> <p>ANS: B</p>	1	2	4	1,2	1.6.1
7	<p>A 'T' flip-flop with <math>T=1</math> has an 80 kHz clock input. The output Q will have _____</p> <p>(A) constant low (B) frequency 20kHz (C) frequency 40kHz (D) constant high</p> <p>ANS: C</p>	1	3	4	1,2	1.6.1 2.5.1
8	<p>Connecting a _____ gate at the inputs of SR flip flop eliminates the indeterminate state.</p> <p>(A) OR Gate (B) AND Gate (C) Inverter (D) NOR</p> <p>ANS: C</p>	1	2	4	2	1.6.1
9	<p>Any two states of a synchronous sequential circuit is said to be 'Equivalent' if</p> <p>(A) for every input the outputs are the same (B) for every input the outputs and next states are the same (C) for every input the next states are the same (D) for every input the outputs may be different but the next states are the same</p> <p>ANS: B</p>	1	1	4	1	1.6.1
10	<p>Identifying the equivalent states and eliminating them while designing a synchronous sequential circuit can help</p> <p>(A) reduce the complexity in design (B) increasing the number of flip flops used (C) understand the circuit (D) reducing the number of flip flops used</p> <p>ANS: A</p>	1	2	4	1	1.6.1
11	<p>In SR flip-flop, "no change" condition appears when</p> <p>(A) <math>S=1, R=1</math> (B) <math>S=1, R=0</math> (C) <math>S=0, R=1</math> (D) <math>S=0, R=0</math></p>	1	1	4	1,2	1.6.1

	ANS: D					
12	<p>In a edge triggered T flip-flop, if clock input is level high and the input is 1, the output will be</p> <p>(A) the same</p> <p>(B) high</p> <p>(C) low</p> <p>(D) don't care</p> <p>ANS: A</p>	1	2	4	1,2	1.6.1
13	<p>The characteristic equation of J-K flip-flop is</p> <p>(A) <math>Q(n+1)=JQ(n)+K'Q(n)</math></p> <p>(B) <math>Q(n+1)=J'Q(n)+KQ'(n)</math></p> <p>(C) <math>Q(n+1)=JQ'(n)+KQ(n)</math></p> <p>(D) <math>Q(n+1)=JQ'(n)+K'Q(n)</math></p> <p>ANS: D</p>	1	1	4	1	1.6.1
14	<p>If JK flip flop toggles more than once in a cycle, it is called</p> <p>(A) Toggling</p> <p>(B) Racing</p> <p>(C) Bouncing</p> <p>(D) Cycle</p> <p>ANS: B</p>	1	2	4	1	1.6.1
15	<p>_____ is an example of sequential circuit.</p> <p>(A) ROM</p> <p>(B) Shift register</p> <p>(C) PLA</p> <p>(D) CPLD</p> <p>ANS: B</p>	1	1	4	1	1.6.1
16	<p>A four-bit serial in serial out right shift register is initialized to a value 1000. Identify the minimum number of clock pulses required to obtain 1011 from the initial value.</p> <p>A. 2</p> <p>B. 3</p> <p>C. 4</p> <p>D. 5</p> <p>Ans: B</p>	1	3	5	1,3	1.6.1 2.5.1
17	<p>"Shift-Left" operation can be performed in a universal shift register by selecting ____ for <math>S_0S_1</math> selection lines.</p> <p>A. 00</p> <p>B. 01</p> <p>C. 10</p> <p>D. 11</p> <p>Ans: B</p>	1	3	5	1,3	1.6.1
18	<p>How many flip-flops are required to design a Modulus – 11 counters?</p> <p>A. 2</p> <p>B. 3</p> <p>C. 4</p> <p>D. 5</p>	1	2	5	1,2	1.6.1

	Ans: C					
19	<p>A 3-bit counter has a maximum modulus of _____ .</p> <p>A. 3</p> <p>B. 6</p> <p>C. 8</p> <p>D. 16</p> <p>Ans: C</p>	1	2	5	1	1.6.1
20	<p>The full form of PISO in PISO shift register is _____ .</p> <p>A. Peripheral In Serial Out</p> <p>B. Parallel In Serial Out</p> <p>C. Parallel Out Serial In</p> <p>D. Serial Out Parallel In</p> <p>Ans: B</p>	1	1	5	1	1.6.1
21	<p>The final decimal number count in a counter designed with 8 flip-flops is</p> <p>A. 255</p> <p>B. 256</p> <p>C. 31</p> <p>D. 32</p> <p>Ans: A</p>	1	2	5	1,2	1.6.1 2.5.1
22	<p>Which is not an analog to digital converter?</p> <p>A. Flash type converter</p> <p>B. Counter type converter</p> <p>C. R – 2R ladder converter</p> <p>D. Successive approximation converter</p> <p>Ans: C</p>	1	1	5	1	1.6.1
23	<p>How many numbers of op-amp comparators are required in 3-bit flash type analog to digital converter?</p> <p>A. 3</p> <p>B. 6</p> <p>C. 7</p> <p>D. 8</p> <p>Ans: C</p>	1	2	5	1	1.6.1
24	<p>The main disadvantage of dual slope ADC is</p> <p>A. Low accuracy</p> <p>B. High maintenance</p> <p>C. Long conversion time</p> <p>D. Better efficiency</p> <p>Ans: C</p>	1	1	5	1	1.6.1
25	<p>What is the smallest change in voltage which may be produced at the output due to the step change in the input of the digital to analog converter?</p> <p>A. Linearity</p> <p>B. Accuracy</p> <p>C. Monotonicity</p> <p>D. Resolution</p>	1	1	5	1	1.6.1

	Ans: D					
26	In the flash type ADC, each comparator output is connected to an input of _____. A. priority encoder B. multiplexer C. demultiplexer D. decoder Ans: A	1	2	5	1	1.6.1
27	The final count of a modulus-12 binary counter is____. A. 1000 B. 1100 C. 1010 D. 1011 Ans: D	1	2	5	1,2	1.6.1 2.5.1
28	A digital volt meter uses a _____. A. Flash ADC B. Dual slope ADC C. successive approximation ADC D. sigma-delta ADC Ans: B	1	1	5	1	1.6.1
29	Binary weighted DACs are limited to _____ resolution. A. 4-bit B. 6-bit C. 8-bit D. 16-bit Ans: C	1	3	5	1,2	1.6.1
30	In a seven-segment common anode display, anodes of all LEDs are connected to A. Logic 0 B. Logic 1 C. Ground D. Minus 5 V Ans: B	1	1	5	1	1.6.1

**Part – B**

**(10 x 2 Marks = 20 Marks)**



**Instructions: Answer all the questions**

31	The input to a JK flip flop is given as J=1 and K=Q'. Assume Q=0 initially. The sequence at the output of the flip flop upon application of 4 clock pulses will be _____. (A) 1010 (B) 1111 (C) 1000 (D) 1100 ANS: B	2	3	4	1,3	1.6.1 2.5.1
32	The relation between the output Q and the inputs SR is given by (A) $Qn(S+R') + SQn'$	2	1	4	1	1.6.1

	(B) $Qn'(S+R') + RQn$ (C) $Qn'(S+R') + SQn$ (D) $Qn(S'+R) + SQn'$ ANS: A																																															
33	<p>To design the synchronous circuit shown in the figure with JK flip flops, _____ number of Kmaps are required.</p> <div></div> <p>(A) 3 (B) 6 (C) 4 (D) 5 ANS: B</p>	2	2	4	1,3	1.6.1																																										
34	<p>The state table of a synchronous circuit is given. As a part of the logic circuit design with T flip flops, the input to flip flop B is given as</p> <table><thead><tr><th colspan="3">Present state</th><th colspan="3">Next state</th></tr><tr><th>A</th><th>B</th><th>C</th><th>A+</th><th>B+</th><th>C+</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></tbody></table> <p>(A) <math>TB = A+C'</math> (B) <math>TB = C'</math> (C) <math>TB = A'+B'</math> (D) <math>TB = C+B'</math> ANS: A</p>	Present state			Next state			A	B	C	A+	B+	C+	0	0	0	1	1	1	1	1	0	1	0	0	0	1	1	1	1	0	1	0	0	0	1	1	1	1	1	0	0	0	2	3	4	1,3	1.6.1 2.5.1
Present state			Next state																																													
A	B	C	A+	B+	C+																																											
0	0	0	1	1	1																																											
1	1	0	1	0	0																																											
0	1	1	1	1	0																																											
1	0	0	0	1	1																																											
1	1	1	0	0	0																																											
35	<p>A JK flip flop can be made to work as D flip flop when (A) <math>J=K</math> (B) <math>J=K=0</math> (C) <math>J=K'</math> (D) <math>J=K=1</math> ANS: C</p>	2	2	4	1	1.6.1																																										
36	<p>A five-bit serial in parallel out (right) shift register is initially cleared with 00000. Input binary number to the same is 11011. After three clock pulses, what will be the output of the shift register?</p>	2	3	5	1,2	1.6.1 2.5.1																																										

	A. 11000 B. 11011 C. 01100 D. 00110 Ans: C					
37	Input binary number to the 4-bit parallel in parallel out shift register is 1001. How many minimum number of clock pulses required to obtain same 1001 at the output? A. 1 B. 2 C. 3 D. 4 Ans: A	2	2	5	1	1.6.1 2.5.1
38	Initial count of the four bit up-counter is 0101. What will be the output of the counter after four clock pulses? A. 0111 B. 1000 C. 1001 D. 1010 Ans: C	2	2	5	1,2	1.6.1 2.5.1
39	Which counters are used for minutes in digital clock? A. Mod 2 & Decade counters B. Mod 8 & Decade counters C. Mod 6 & Decade counters D. Mod 5 & Decade counters Ans: C	2	2	5	1,2	1.6.1
40	What is the step size of 5- bit DAC operating with a full-scale voltage of 10 V? A. 0.32 V B. 0.31 V C. 0.62 V D. 0.2 V Ans: A	2	3	5	1,3	1.6.1 2.5.1

**Course Outcome (CO) and Bloom's level (BL) Coverage in Questions**



Approved by the Audit Professor/Course Coordinator