Cou		18CSS201J Course Name ANALOG AND DIGITAL ELECTRONICS								urse egory	Enginopring Sciences						C 4										
Pre-requisite Courses     18EES101J     Co-requisite Courses     Nil       Course Offering Department     Computer Science and Engineering     Data Book / Codes/Standards										Progressive Courses  Nil																	
Course Learning Rationale (CLR): The purpose of learning this course is to:										Learning Program Learning Outcomes (PLO)																	
CLR-1: Identify the applications of analog electronics									1	2	3	]	1	2	3	4	5	6	7	8	9	10	11	12	13	14 1	
CLR-2: Identify the applications of digital logic families  CLR-3: Design the combinational and sequential logic circuits											_	_															
CLR-4			ational and sequential						11	Leve I of	ecte			Engi neeri	Prob	Desi	Anal ysis,	Mod S	Soci			Tea	Com muni catio n	Proj ect	Life		
CLR-5			counters and regis						41	Thin	су	d Attai		ng Kno	lem Anal	gn & Dev	gn,	ern Tool	ol & a Cult		s			Mgt.	Long F	SO	PSO PS 2 - 3
CLR-6	:  Utilize	e tne concepts in i	real time scenarios	S					ᅦ	KING		nme nt (%)		wled		elop	Res Us							Fina	ning	'   ·	2  -3
Cours	e Learnin	g Outcomes (CL	O): At the end o	of this cours	e, learners will be	able to:								ge			h	J.		bility		k		nce			
CLO-1			digital componen							1	80		1	Н	Н	-	-	-	-	-	-	_	Ē	-	-	-	
CLO-2			onal and sequentia ps in circuit desigr		uits				_	2	85 75		1	H	Н -	- Н	- Н	-	-	-	-	-	-	-	-	-	-   -
CLO-4	: Use s	simulation packag	ps in circuit desigi e and realize	11						2	85	80	ł	Н	H	Н	Н	- Н	-	-	-	-	-	-	Н	-	
CLO-5	: Apply	HDL code and sy	ynthesize							2	85	75	1	Н	-	Н	Н	Н	-	-	-	_	-	-	-	-	
CLO-6	: Build	the circuits in bre	ad board and dem	nonstrate ar	nd FGPA					3	80	70				Н	Н	-	Н	<u> </u>	-	Н	-	Н	-	-	-   -
Introduction to Analog electronics Logic Families Combinational Log						ogic	ic Circuits Sequential Logic circuits				Registers & Counters																
	Duration					15				15																	
S-1	SL0-1	Characteristics of BJT (CB, CE and CCconfigurations) and DC biasing			ransistor as Swi	tch		Quine-McCluskey mini technique	ition			and Flip-Flops In - Serial Out,					nd Types of Registers- Serial ut, Serial In - Parallel out										
3-1	SLO-2	BJT Uses Characteristics of Digit				f Digital ICs		Introduction to Combinational Circuits				S	RS Flip-Flops,					Parallel In - Serial Out, Parallel In - Parallel Out									
S-2	SLO-1	Characteristics of JFET (CS, Common Drain and Common Gate configurations) DL, RTL Multiplexer and uses							Gated Flip-Flops Univ				Universal Shift Register														
	SLO-2	Differences between BJT and JFET			DTL,TTL Demultiplexer						Edge-triggered RS FLIP-FLOP				/	Applications of Shift Registers											
S-3	SLO-1	1 Transistor Amplifier: CE amplifier		r E	ECL Decoder		Decoder					Edge-triggered D FLIP-FLOPs				Ş	Synchronous Counters										
		Transistor Amplifier: CC ,CB amplifier IIL			L			Encoder			Edge-tr			dge-triggered T FLIP-FLOPs			/	Asynchronous Counters									
\$ 4-5	SLO-1	Lab 1:Design a Half Wave and I using simulation	ction to Spice simulation software Design and Implementation of ave and Full Wave Rectifiers imulation package and strate its working  Lab 4: Design and implementation of transistor as aswitch  Lab 7:Design and implementation of simulation package					c gates using   Lab 10:HDL Implementation or   PISO a			Lab 13:Implementation of SISO, SIPO, PISO and PIPO shift registers using Flip- flops																

_		Γ	Characteristics of MOSFET (CS.	Т			
S-6	SLO-1	Power Amplifiers: Different classes of Amplifiers and its operation-Class A	, ,	Binary adder	Edge-triggered JK FLIPFLOPs	Changing the Counter Modulus	
	SLO-2	Class B, AB and C	MOSFET Logic	Binary adder as subtractor	JK Master-slave FLIP-FLOP	Decade Counters	
S-7	SLO-1	Operational Amplifiers: Ideal v/s practical Op-amp,	PMOS,NMOS	Carry look ahead adder	Analysis of Synchronous Sequential Circuit, State Equation, State table	Presettable counters	
	SLO-2	Performance Parameters	CMOS Logic	Decimal adder	State Diagram	Counter Design as a Synthesis problem	
S-8		Op-Amp Applications –Peak detector circuit ,Comparator, Inverting and Non-Inverting Amplifiers	Propagation delay	Magnitude Comparator	Synthesis of sequential circuit using Flip-Flops	Seven segment Display and A Digital Clock.	
	SLO-2	Problem solving session	Problem solving session	Problem solving session	Problem solving session	Problem solving session	
S 9-10	8102	Lab 2:Design and implement a Schmitt trigger using Op-Amp using a simulation package and demonstrate its working	Lab 5: Design CMOS Inverter and measure its propagation delay for both the rising edge and the falling edge.	<b>Lab 8:</b> Design and implementation of combinational circuits using simulation package	Lab 11:Design and implementation of Synchronous sequential circuits using Simulation Package	Lab 14:HDL for Registers and Counters	
S-11	SLO-1	Effect of positive and Negative Feedback Amplifiers,	Tristate Logic	Read –only Memory	Asynchronous sequential circuit	D/A Conversion	
3-11	SLO-2	Analysis of Practical Feedback Amplifiers	It's Applications.	Arithmetic Logic Unit	Transition Table	Types of D/A Converters	
2.40		Oscillator Operation	FPGA Basics	Programmable Logic Arrays	State table	Problem	
S-12		Crystal Oscillator	Introduction to HDL and logic simulation	HDL Gateand Data Flow modeling	Flow table	A/D Conversion	
S-13	SLO-1	Overview of UJT, Relaxation Oscillator,555 Timer	HDL System primitives, user defined primitives, Stimulus to the design	HDL Behavioral modeling	Analysis of asynchronous sequential circuits	Types of A/D conversion	
	SLO-2	Problem solving session	Problem solving session	Problem solving session	Problem solving session	Problem solving session	
S 14-1 5	SLO-2	Lab 3:Design and implement a rectangular waveform generator (Op-Amp relaxation oscillator) using a simulation package and demonstrate the working of it	Lab 6:HDLProgram to realize delay and stimulus in simple circuit	Lab 9: HDL program for combinational circuits	Lab 12: HDL program for Sequential circuits	Lab 15: Design and Implement an A/D Converter.	

Learning Resources

- 1. Robert L. Boylestad& Louis Nashelsky, Electronic Devices & Circuit Theory, 11th Edition, Pearson, 2013
  2. Anil K Maini, Varsha Agarwal: Electronic Devices and Circuits, Wiley, 2012
  3. SPICE: A Guide to Circuit Simulation and Analysis Using PSpice, Paul 5. SPICE: A Guide to Circuit Simulation and Analysis Using PSpice, Paul 6. A.P. Malvino, Electronic Principles, 7th Edition, Tata Mcgraw Hill Publications, 2013

Learning Assessment												
	Bloom's Level of Thinking		Final Examination (50% weightage)									
		CLA – 1 (10%)		CLA – 2 (15%)		CLA – S	3 (15%)	CLA – 4	(10%)#	Final Examination (50% weightage)		
		Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	
Level 1	Remember	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%	
Level I	Understand	20%	20%	15%	10%	13%	13%	13%	13%	13%	10%	
Level 2	Apply	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%	