UNIT-1:

ADDRESSING MODES:

ADDRESSING MODES:

* The different ways in which the location of the operand is specified in an instruction are referred to as addressing modes

Types:

- Immediate Addressing

-) Register Addressing

-) Indexed Adduring

→ Direct Addressing

-> Register Indirect Addressing

- Indirect Addressing

-> Relative Addressing

inmediate Addressing Mode:

* Operand is given explicitly in the instruction - Operand = value.

* eg. ADD 5 11 Add 5 to contents of accumulator. 5 is operand.

* No memory refuence to fetch data. Hence, it is fast.

+ Disadv: Limited range.

Instruction operand

Direct Addressing Mode:

* Address field contains address of operand. Effective Address (EA) = address field (A).

keg. ADD A 11 Add contents of cell A to accumulator. Look in memory at address A for operand.

* Single memory reference to access data. No additional calculations to work out effective address.


* Disadr: Limited address Space


Instruction
Opeode Opero Address A

Memory

perand

1780





lative Addressing Mode:

* A version of displacement addressing.

EA = x + (PC) (ii) get operand from x bytes away from current docation pointed to by Pc. Locality of refusence and cache usage. Auto inviement mode:

* The effective address of the operand is the contents of a register specified in the instruction.

* After accessing the operand, the contents of this register are automatically incremented to point to next item in the list.


+ EA = [Ri]; Increment Ri - (Ri)+.

eg. Add (R2)+, Ro.

Auto Decrement mode:

* The contents of a register specified in the instruction are first automatically decumented and then used as the effective address of the operand. eg. Add (R2) -, Ro.

RESTORING DIVISION:-




- The figure shows the logic circuit arrangement that implements restoring division.
- An n-bit positive divisor is loaded into register M and an n-bit positive dividend is loaded into register Q at start. Register A is set to zero.
- The extra bit position at the left end of both A & M accommodates the sign bit during subtractions.
- At the end, the n-bit quotient is in register Q and the remainder is in register A.

ALGORITHM:-


Do the following "n" times:

- 1. Shift A and Q left one binary position.
- 2. Subtract M from A, place the answer back in A.
- 3. If the sign of A is 1, set Q_0 to 0 and add M back to A (i.e., restore A); Otherwise, set Q_0 to 1.

FLOWCHART:-



EXAMPLE PROGRAM:-



NON-RESTORING DIVISON:-


The restoring division algorithm can be improved by avoiding the need for restoring A after an unsuccessful subtraction. Subtraction issaid to be unsuccessful if the result is negative.

ALGORITHM:-


Step 1 - Do the following "n" times:

- i. If the sign of A is o, shift A and Q left one bit position and subtract Mfrom A; Otherwise, shift A and Q left and add M to A.
- ii. Now, if sign of A is 0, set Q₀ to 1; Otherwise, set Q₀ to 0.Step 2 If the sign of A is 1, add M to A.

FLOWCHART:-



EXAMPLE PROGRAM:-



PIPELINING CONCEPT:-


State speed of execution of programs is influenced by many actors. One way is to arrange the hardway so that more than one

operation can be performed at the same time.

*Pipelining is an effective way of organizing concurrent activity in a computer system.

*The processor executes a program by fetching and executing the instructions; one after the other. Let Fi and Fi refer to the fetch and execute steps for instruction Ii.

* Execution of program consists of a sequence of fetch l'execute step.



* Assume, computer has 2 separate hardware units, one for fetching instructions and another for executing them.

* The instruction fetched by fetch unit is deposited in an intermediate storage briffer BI. This buffer enables execution unit do execute the instruction while the fetch unit is fetching the next instruction.

* The computer is condrolled by a clock whose period is such that the fetch and execute steps of any instruction can each be completed in one clock cycle.

* In 1st clock wile, fetch unit fetches II and stores it in buffer B1 at the end of the clock wile.

* In 2nd clock cycle, the fetch unit proceeds with the fetch to the Meanwhile, execution unit executes I, and is completed. In stored in B, replacing I.

* The fetch and execute unit constitutes a 2-stage pipeline in which each stage performs one step in processing an instruction.

* The processing of an instruction need not be divided into only 2 steps. For eg, a pipelined processor may process each instruction in 4 steps as follows:


F [Fetch]: Read the instruction from the memory.


D[Decode]: Decode the instruction and fetch the source operand(1).

E[Execute]: Perform the operation specified by the instruction.

W[write]: Store the result in the destination location.

Clock cycle 1 2 3 4 5 6 7 > Time Instruction





Interstage Buffers

* Four instructions are in progress at any given time. Hence, four distinct hardware units are needed, capable of performing their tasks simultaneously and without interfering with one another.

Information is passed from one unit to next through a storage buffer. Seach stage in a pipeline is expected to complete its operation in one out cycle. Hence, the clock period should be sufficiently long to complete the task being performed in any stage.

*During a fetch operation, the access time to main memory is greater than the time needed to perform basic pipeline stage operation.

*The use of cache memory solves the memory access problem. When a cache its included on the same chip of processor, access time to cache its included on the same chip of processor, access time to cache its less when compared to memory access.

PIPELINE CONFLICTS:-

There are some factors that cause the pipeline to deviate its normal performance. Some of these factors are given below:

- 1. Timing Variations: All stages cannot take same amount of time. This problem generally occurs in instruction processing where different instructions have different operand requirements and thus different processing time.
- 2. Data Hazards: When several instructions are in partial execution, and if they reference same data then the problem arises. We must ensure that next instruction does not attempt to access data before the current instruction, because this will lead to incorrect results.
- 3. Branching: In order to fetch and execute the next instruction, we must know what that instruction is. If the present instruction is a conditional branch, and its result will lead us to the next instruction, then the next instruction may not be known until the current one is processed.
- 4. Interrupts: Interrupts set unwanted instruction into the instruction stream. Interrupts effect the execution of instruction.
- 5. Data Dependency: It arises when an instruction depends upon the result of a previous instruction, but this result is not yet available.

FLYNN'S CLASSIFICATION:-

FLYNN'S CLASSIFICATION:

* Proposed by Michael Flynn in 1972. Introduced the concept of instruction and data streams for categorizing of computers. This classification is based on instruction and data streams.

* Instruction Cycle:

* The instruction cycle consists of a sequence of steps needed

for the execution of an instruction in a program. * The control unit fetches instructions one at a time. The fetched instruction is then decoded by the decoder. The processor executes the decooled instructions. The result of execution is temporarily stored in Memory Buffer Register (MBR).

* Instruction Stream and Data Stream.

CPU Instruction Stream Main memory pata Stream

* The flow of instructions is called instruction stream. The flow of operands between processor and memory is bi-directional. This flow of operands is called data stream.

* Flynn's Classification is done based on multiplicity of 3 instruction streams and data streams observed by the CPU dus program execution.

1) Single Instruction and Single Dota Stream (SISD)

- 2) Single Instruction and multiple Data Stream (SIMD)
- 3) Multiple Anstruction and Single Data Stream (MISD)
- 4) Multiple Instruction and relitible Data Stream (MIMD).

SISD ← Prev Next →


SISD stands for 'Single Instruction and Single Data Stream'. It represents the organization of a single computer containing a control unit, a processor unit, and a memory unit.

Instructions are executed sequentially, and the system may or may not have internal parallel processing capabilities.

Most conventional computers have SISD architecture like the traditional Von-Neumann computers.

Parallel processing, in this case, may be achieved by means of multiple functional units or by pipeline processing.

SISD:



Where, CU = Control Unit, PE = Processing Element, M = Memory

Instructions are decoded by the Control Unit and then the Control Unit sends the instructions to the processing units for execution.

Data Stream flows between the processors and memory bi-directionally.

Examples:

Older generation computers, minicomputers, and workstations

SIMD

Prev


Next →

SIMD stands for 'Single Instruction and Multiple Data Stream'. It represents an organization that includes many processing units under the supervision of a common control unit.

All processors receive the same instruction from the control unit but operate on different items of data.

The shared memory unit must contain multiple modules so that it can communicate with all the processors simultaneously.

SIMD:



SIMD is mainly dedicated to array processing machines. However, vector processors can also be seen as a part of this group.

MISD

← Prev


Next -

MISD stands for 'Multiple Instruction and Single Data stream'.

MISD structure is only of theoretical interest since no practical system has been constructed using this organization.

In MISD, multiple processing units operate on one single-data stream. Each processing unit operates on the data independently via separate instruction stream.

MISD:



Where, M = Memory Modules, CU = Control Unit, P = Processor Units

Example:

The experimental Carnegie-Mellon C.mmp computer (1971)

MIMD


← Prev

MIMD stands for 'Multiple Instruction and Multiple Data Stream'.

In this organization, all processors in a parallel computer can execute different instructions and operate on various data at the same time.

In MIMD, each processor has a separate program and an instruction stream is generated from each program.

MIMD:



Where, M = Memory Module, PE = Processing Element, and CU = Control Unit

Examples:

Cray T90, Cray T3E, IBM-SP2

PARALLELISM:-

PARALLEUSM :

* Parallelism is the use of multiple processing elements smultaneously for solving any problem. Problems are broken down into instructions and are solved concurrently as each resource that has been applied to work is working at the same line.

NEED OF PARALLELISM:

* The primary purpose of parallel processing is to enhance the computer processing capability and increase its throughput (ie) the amount of processing that can be accomplished during a given interval of time.

* Real world data needs more dynamic simulation and modeling and for achieving the same, parallel computing is the key.

* Parallel computing provides concurrency and saves time & money.

* Complex, large datasets and their management can be organized only using parallel computing & approach.

* Ensure effective utilisation of the resources. The hardware is guaranteed to be used effectively whereas in serial computation only some past of the hardware was used and the rest idle.

* Also, it is impractical to implement real-time systems using serial computing.

* Computation requirements like simulations, scientific predictions, distributed databases, weather forecasting, search engines, Data Center applications, bata wining are ever increasing.

APPLICATIONS OF PARALLELISM:

- Databases and Data Mining
- Real-time simulation of systems
- Science and Engineering
- Advanced graphics, augmented reality and virtual reality.

Types OF PARALLELISM:

- 1) Data Parallelism It means concurrent execution of the same task on each multiple computing core. Eg. Summing the contents of an array of Size N. For a single-core system, one thread would simply sum the elements [0]... [N-1]. In a dual-core system, thread A, minning on one core o, could sum the elements [0]...[N/2-1] and while thread B, running one core 1, could sum [N/2]...[N-1]. So 2 threads run In parallel on seperate computing cores.
- 2) Task Parallelism It means consument execution of different task on multiple computing cores. An example of task parallelism might involve 2 threads, each performing a unique statistical operation on the away elements.
- 3) Bit-Level parallelism It is a form of parallel computing which is based on increasing processor word size. Increasing the word size reduces the number of instructions the processor must execute in order to perform an operation on variables whose sizes are greater than word length.
- 4) Instruction Level Parallelism It means simultaneous execution of multiple instructions from a program. While pipelining is a form of ILP, we must exploit it to achieve parallel execution of the instructions in the instruction stream. In a parallel loop, every iteration of the loop can overlap with any other iteration

VIRTUAL MEMORY:-

3 A Virtual memory is an architectural solution to increase the

effective size of the memory system.


to 16 bytes Large programs that cannot fit completely into main memory have their parts stored on secondary storage devices such as magnetic disks.

+ Operating system automatically transfers data between main memory and secondary storage Application programmer need not be concerned with this transfer.

*Techniques that automatically more program and data between main memory and secondary storage when they are required for execution are called virtual memory techniques.

* Programs and processors reference an instruction or data independent of the size of the main memory. Processor issues binary addresses for instructions and data. These binary addresses are called logical or virtual addresses.

+ Virtual addresses are translated into physical addresses by hardweend and software subsystem.



themony Management Unit (MMV) translates virtual addresses into physical addresses. I so the desired data or instructions are in the main memory they are fetched. I the desired data or instructions are not in main memory, they must be transferred from secondary storage to main memory.

* MMU causes OS to bring the data from secondary storage into main memory.

Address Translation:

* Page is a basic unit of information that is transferred between it secondary storage and main memory. A page consists of block of words that occupy contiguous locations in the main memory. Size of a page ranges from 2k to 16k bytes.


* Each virtual or logical address generated by processor is interpreted as a virtual page no (high-order bits) plus an offset (low-order bits) that specifies the location of a particular byte within that page.

*Information about the main memory location of each page is kep in the page table. Area of main memory that can hold a page is called as page frame. Starting address of page table is kept in page table base register.

*Virtual page no generated by the processor is added to contents of the PTBR. This provides the address of the corresponding entry in the page table.

page table.

* The contents of this location in the page table gives the starting address of the page if the page is currently in main memory.



lige table entry for a page also includes some control drits which levilse the status of page while it is in main memory.

- one bit indicates the validity of the page.

- One bit indicates whether the page has been modified during its residency in the main memory.

+ The page table is used by MMU for every read/write access. Page


table is quite large.

* MMU is implemented as part of the processor chip. Impossible to include a complete page table on the chip . Page table is kept in main memory. A copy of the small portion of page table can be accommodated within MMU.

* A small cache called as Translation Lookaside Buffer (TLB) is included in MMU. TLB holds page table entries of the most recently

Physical address

in main memay



Associative mapped TLB.

+ High order bits of the virtual address generated by processor select the virtual page. * These bits are compared to the virtual page numbers in

+ If there is a match, a hit occurs and the corresponding address of page frame is read.

* If there is no match, a miss occurs and the page table within the main memory must be consulted.