

Multiplication of positive numbers

Binary Multiplier

Eg: 1101 (13) 1011 (11)

$$\begin{array}{r}
 1101 \\
 1011 \\
 \hline
 1101 \\
 1101 \\
 0000 \\
 1101 \\
 \hline
 10001111 \\
 \hline
 \end{array}$$


128 64 32 16 8 4 2 1

Multiply 2 bit numbers

$$128 + 8 + 4 + 2 + 1 = 143$$

$$\begin{array}{r}
 A \quad A_1 \quad A_0 \\
 B \quad B_1 \quad B_0 \\
 \hline
 A_1 B_0 \quad A_0 B_0 \\
 A_1 B_1 \quad A_0 B_1
 \end{array}$$

$$\begin{array}{r}
 C_2 \quad C_1 \quad C_0 \\
 A_1 B_1 \quad A_1 B_0 + A_0 B_1 \\
 C_1 \quad A_0 B_1 \\
 \hline
 C_2 \quad C_1
 \end{array}$$



Half Adder

$$X + Y$$

$$\text{Sum} = X \oplus Y$$



$$\text{Carry} = X \cdot Y$$

$$P_0 = A_0 B_0$$

$$P_1 = A_1 B_0 + A_0 B_1 \text{ (HA)}$$

$$P_2 = A_1 B_1 + C_1 \text{ (HA)}$$

$$P_3 = C_2$$



Shift and Add Multiplier

Multiply 11 (Multiplicand) and 13 (Multiplier) using add shift method

Multiplier (Q)

$$11 \times 13 = 143$$

Multiplicand (M) (AQ) product

$$N = 4$$


$$N - 1$$

N	M	C	A	Q	operation
4	1011	0	0000	1101	Initialization
			$m+A$		First cycle
		0	1011	1101	Add M with A
		0	0101	1110	$A = A + M$
					Shift Right CAQ
3	0010	0	0010	1111	Second cycle
	1011				Shift Right CAQ
2	1101	0	1101	1111	Third cycle
			$m+A$		Add M with A
		0	0110	1111	Shift Right CAQ
					Fourth cycle
1	0110	1	0001	1111	Add M with A
	1011	0	1000	1111	Shift Right CAQ
	10001				

128 64 32 16 8 4 2 1

1000 1111



$$128 + 8 + 4 + 2 + 1 = 143$$



Whether
LSB of the Q Register will decide whether
to perform Add or Shift operation first

Try 12×10 .

Signed Multiplication — Booth Alg



Hardware structure — Implementing Booth's Algo

A-C-4
A-M
0000 +
0111
0111

NO.
DATE

Eg: $(-7) \times (+3) = (-21)$

\downarrow Multiplicand \downarrow Multiplier \downarrow Product

$M = -7$
 2^3 of 0111_2
 1001_2
 $-M = 0111_2$

Tracing Table

holds single bit

n	A	Q _{n-1}	Q ₀	Action / Comments
4	0000	0011	0	Initialization
	0111	0011	0	$A = A - M$
3	0011	1001	1	ASR AQ Q ₀
2	0001	1100	1	ASR AQ Q ₀
	1010	1100	1	$A = A + M$
1	1101	0110	0	ASR AQ Q ₀
0	1110	0011	0	ASR AQ Q ₀

AQ — product

1001
 0001
 $\hline 1010$

MSB = 1 (value is -ve)

do 2's complement of the outcome

MSB = 0 (dec value equivalent of this binary no)

$1110 \quad 1011$
 $0001 \quad 0100 \quad - \text{1's comp}$
 $\quad \quad \quad + 1$

$0001 \quad 0101 \quad - \text{2's comp}$
 $128 \quad 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1$

$16 + 4 + 1 = 21$

(-21)

2^0
 2^1
 2^2
 2^3
 2^4
 2^5
 2^6
 2^7
 2^8
 2^9
 2^{10}
 2^{11}
 2^{12}
 2^{13}
 2^{14}
 2^{15}

Booths Recording Algo

→ imaginary zero added

$(11) \rightarrow 0$
 $(10) \rightarrow +1$
 $(01) \rightarrow -1$
 $(00) \rightarrow 0$

16 8 4 2 1
0 1 1 1 1

(15)

$2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0$
 $+1 \quad 0 \quad 0 \quad 0 \quad -1$
 $16 \times 1 \quad 8 \times 0 \quad 4 \times 0 \quad 2 \times 0 \quad 1 \times -1$
 $16 \quad 0 \quad 0 \quad 0 \quad -1$
 $16 + (-1) = 15$

Advantage

When we have more Zero's number of additions will be less

Shifts cannot be reduced

Eq: 1 0 1 1 0 1 1 0


0 -1 +1 0 -1 +1 0 -1

$-128 \quad 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1$
 $1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1$
 $-128 + 64 + 16 + 8 + 2 + 1$
 $= -37$

128	64	32	16	8	4	2	1
0	-1	+1	0	-1	+1	0	-1

$$\begin{aligned}
 &= -64 + 32 - 8 + 4 - 1 \\
 &= -32 - 8 + 3 \\
 &= -40 + 3 = -37
 \end{aligned}$$

Eg 1: 0 1 1 1 1 0




32	16	8	4	2	1
0	1	1	1	1	0

30 ✓

+1 0 0 0 -1 0

32	16	8	4	2	1
+1	0	0	0	-1	0

$$32 + (-2) = 30 \quad \checkmark$$



Eg 2: 0 1 1 0 0 1 0 0



128	64	32	16	8	4	2	1
-----	----	----	----	---	---	---	---

0	1	1	0	0	1	0	0
---	---	---	---	---	---	---	---

$$64 + 32 + 4 = 100 \quad \checkmark$$

+1 0 -1 0 +1 -1 0 0

128	64	32	16	8	4	2	1
+1	0	-1	0	+1	-1	0	0

$$128 + (-32) + 8 + (-4)$$

$$96 + 4 = 100 \quad \checkmark$$

$$\begin{aligned}
 &-16 + 8 - 4 + 2 - 1 \\
 &= -11
 \end{aligned}$$

Eg 3: 0 0 1 1 1 1 0 1 1 0 0 1

0 0 1 1 1 1 0 1 1 0 0 1 0

0 + 1 0 0 0 - 1 + 1 0 - 1 0 + 1 - 1

2048 1024 512 256 128 64 32 16 8 4 2 1
0 0 1 1 1 1 0 1 1 0 0 1

512 + 256 + 128 + 64 + 16 + 8 + 1

985

2048 1024 512 256 128 64 32 16 8 4 2 1
0 + 1 0 0 0 - 1 + 1 0 - 1 0 + 1 - 1

1024 + (-64) + 32 + (-8) + 2 + (-1)
= 985

Booth Multiplication

1. It reduces the number of additions [most of the time]
2. -ve multiplier, +ve multiplier are treated same

$$011 \quad (3) \quad 3 = 4 - 1$$

$$\underline{011}^x \quad (3)$$

→ Multiplier is written in a different form

$$\underline{011}$$

$$\underline{011}$$

$$\begin{array}{r} 2^2 \quad 2^1 \quad 2^0 \\ \hline 011 \end{array}$$

$$\underline{011}$$

$$011 \quad 10-1$$

$$\begin{array}{r} 2^2 \quad 2^1 \quad 2^0 \\ \hline 10-1 \end{array}$$

$$10-1$$

$$4 + 0 + (-1)$$

$$4 - 1 = 3$$

$$011 \quad x$$

$$\underline{1x}$$

$$011 \quad xc$$

$$011 \quad xc$$

$$\underline{-1}$$

$$\underline{-xc}$$

$$(011) - (011)$$

$$100$$

$$+1$$

2's comp

$$\underline{101}$$

$$-3$$

$$011 \quad 3$$

$$\underline{10-1}$$

$$3x$$

$$\underline{9}$$

1	1	1	1	0	1
0	0	0	0	0	
0	0	1	1		
1	0	1	1		
0	0	1	0	0	1
2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰

$$8 + 1 = 9$$

Eg: $\begin{array}{cccc} 1 & 0 & 1 & 1 \\ 1 & 1 & 1 & 1 \end{array} \begin{array}{l} (-5) \\ (-1) \end{array}$

$$\begin{array}{cccc} 1 & 0 & 1 & 1 \quad (-5) \\ 1 & 1 & 1 & 1 \quad (-1) \end{array}$$

$$-1 = \begin{matrix} & 8 & 4 & 2 & 1 \\ 0 & 0 & 0 & -1 \\ 0+0+0+(-1) \\ = -1 \end{matrix}$$

$$\begin{array}{cccc} 8 & 4 & 2 & 1 \\ 0 & 0 & 0 & -1 \\ 0+0+0+(-1) \\ = -1 \end{array}$$

$$\begin{array}{cccccc|c} 1 & 0 & 1 & 1 & -5 & & \\ 0 & 0 & 0 & -1 & -1 & & \times \\ \hline 0 & 0 & 0 & 0 & 1 & 0 & 1 \\ & & & & & & \hline & & & & & & 5 \\ & & & & & & \hline 0 & 0 & 0 & 0 & 0 & & \\ 0 & 0 & 0 & 0 & 0 & & \\ 0 & 0 & 0 & 0 & & & \\ 0 & 0 & 0 & 0 & & & \end{array}$$

$$2x \quad x - 1 = -2x$$

$$\begin{array}{r} 1011 \\ 0100 \\ +1 \\ \hline 0101 \end{array}$$

0 0 0 0 1 0 1 (5) ✓

$$\begin{array}{r} 0100 \\ \hline 0101 \end{array}$$

2 bits Combination

6 bits Multiplier means
recoded also 6 bits

Fast Multiplication

Speed up the multiplication operation



Bit - Pair Recoding
of Multiplier

eg: $b_{0/2} = 2$

n bits in multiplier recoded value $n/2$ bits

Multiplier bit - pair	Multiplier bit on the right	Multiplieand detected at posi
$i+1$ i	$i-1$	
0 0	0	$0 \times M$
0 0	1	$+1 \times M$
0 1	0	$+1 \times M$
0 1	1	$+2 \times M$
1 0	0	$-2 \times M$
1 0	1	$-1 \times M$
1 1	0	$-1 \times M$
1 1	1	$0 \times M$

eg:



Eq

Multiply -11 and $+27$

-11

$A = 01011$

$A = 110101$ (2's comp of 11)


$B = 11011$

$B = 011011$ (+27)

27

Add sign bit $-(1) + (0)$ in MSB

Recording can be done for multiplier



~~11~~

Multiplier / Multiplier
n bits - output 2n

$$\begin{array}{r}
 \begin{array}{ccccccc} 1 & 1 & 0 & 1 & 0 & 1 & x \\ \hline & +2 & & -1 & & -1 & \end{array} \\
 00000000001011 \quad (2's \text{ comp}) \\
 00000001011 \quad (2's \text{ comp}) \\
 1101010 \quad (\text{Multiplier} \times 10) \\
 \hline
 11101101011
 \end{array}$$

(-297)

$$+2 = 10$$

Multiplier $\times 10$

$$\begin{array}{r}
 110101 \\
 10 \\
 \hline
 000000 \\
 110101 \\
 \hline
 1101010
 \end{array}$$


2. Multiply $+13$ & -6

0110
1001
1
1010

Multiplicand $= +13 \rightarrow 01101$

Multiplicator $= -6 \rightarrow 11010$ (2's comp)

↑ last bit is 1 extend by 1



1101
0110
01101
11010

0 1 1 0 1
0 -1 -2

1 1 1 1 0 0 1 1 0 (2's comp of Multiplicand $\times 10$)
1 1 1 1 0 0 1 1
0 0 0 0 0 0

Ignore $\overline{1110110010} \quad (-78)$

2 | 78
 39 - 0
2 | 39
 19 - 1
2 | 19
 9 - 1
2 | 9
 4 - 1
2 | 4
 2 - 0
2 | 2
 1 - 0

1001110 (-78)
0110001
1 (take 2's comp of 78)
0110010
(-78)

Carry Save Addition (CSA)

used to compute sum of 3 or more binary numbers


CSA or 3-2 Adder Very fast and cheap
adder does not propagate carry bits

$$\begin{array}{cccccc}
 1 & 0 & 1 & 1 & 0 & 1 \\
 1 & 1 & 1 & 0 & 1 & 1
 \end{array}
 \begin{array}{l}
 (45) \quad M \\
 (63) \quad Q
 \end{array}$$

$$\begin{array}{cccccc}
 1 & 0 & 1 & 1 & 0 & 1 \\
 1 & 0 & 1 & 1 & 0 & 1 \\
 1 & 0 & 1 & 1 & 0 & 1 \\
 1 & 0 & 1 & 1 & 0 & 1 \\
 1 & 0 & 1 & 1 & 0 & 1 \\
 1 & 0 & 1 & 1 & 0 & 1
 \end{array}
 \begin{array}{l}
 A \\
 B \\
 C \\
 D \\
 E \\
 F
 \end{array}$$

$$1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1 \quad (2835)$$

product



1 1 1 1 1 1

1 0 1 1 0 1

1 0 1 1 0 1

1 0 1 1 0 1

1 1 0 0 0 0 1 1

0 0 1 1 1 1 0 0

A

B

C

Si

C1

1 0 1 1 0 1

1 0 1 1 0 1

1 0 1 1 0 1

1 1 0 0 0 0 1 1

0 0 1 1 1 1 0 0

D

E

F

 S_2 C₂

1 1 0 0 0 0 1 1

0 0 1 1 1 0 0 0

1 1 0 0 0 0 1 1

1 1 0 1 0 1 0 0 0 1 1

0 0 0 0 1 0 1 1 0 0 0

0 0 1 1 1 1 0 0

0 1 0 1 1 1 0 1 0 0 1 1

0 1 0 1 0 1 0 0 0 0 0

S3

C3

C_2

S4

C4

1 0 1 1 0 0 0 1 0 0 1 1

product

Integer Division

$$\begin{array}{r}
 21 \\
 13 \overline{) 274} \\
 \underline{26} \\
 14 \\
 \underline{13} \\
 1
 \end{array}$$


$$\begin{array}{r}
 10101 \\
 1101 \overline{) 100010010} \\
 \underline{1101} \downarrow \downarrow \downarrow \\
 01000 \\
 \underline{1101} \downarrow \downarrow \\
 1110 \\
 \underline{1101} \\
 1
 \end{array}$$

$$\begin{array}{r}
 2 \overline{) 274} \\
 2 \overline{) 137} - 0 \\
 2 \overline{) 68} - 1 \\
 2 \overline{) 34} - 0 \\
 2 \overline{) 17} - 0 \\
 2 \overline{) 8} - 1 \\
 2 \overline{) 4} - 0 \\
 2 \overline{) 2} - 0 \\
 1 - 0
 \end{array}$$

$$100010010$$

$$\begin{array}{r}
 1101 \\
 1011 \overline{) 100010011} \\
 \underline{1011} \downarrow \downarrow \downarrow \\
 001100 \\
 \underline{1011} \downarrow \downarrow \\
 001111 \\
 \underline{1011} \\
 100
 \end{array}$$

Restoring Division



n bit +ve divisor loaded - reg M
n bit +ve dividend loaded - reg Q

Reg A is Set to 0

After division operation - n bit quotient reg Q
remainder - reg A

extra bit position at the left end of both A and M accommodates sign bit during subtraction.

Eg: dividend : 1010 (Q)
divisor : 0011 (M)

A
00000

Q
0011

count = 4 | 3 | 2 | 1

Initial
Shift Left
 $A \leftarrow A - M$
(2's Comp)

A Q
00000 1010
00001 010 ☐
11101
11110

$A \leftarrow A + M$

00011
00001
010 ☐ Q_0

Shift Left

00010 10 ☐ ☐

$A \leftarrow A - M$

11101
11111

(2's Comp)

$A \leftarrow A + M$

00011
00010
10 ☐ ☐ Q_0

Shift Left

00101 0 ☐ ☐ ☐

$A \leftarrow A - M$

11101

(2's Comp)

00010 0 ☐ ☐ ☐ Q_0

00100


0001

Shift left
A ← A - M
(2's comp)

0	0	1	0	0
1	1	1	0	1
<hr/>				
0	0	0	0	1

0 0 1

0 0 1 1 90



$$\begin{array}{r} 3 \overline{) 11} \\ \underline{9} \\ 2 \end{array} \quad \begin{array}{r} 011 \overline{) 101} \\ \underline{011} \\ 10 \end{array} \quad (2)$$

Eg: $11 \text{ (Dividend)} / 3 \text{ (Divisor)} \Rightarrow 3 \text{ (Quo)} \& 2 \text{ (Rem)}$

$$-M = 11100$$

$$\begin{array}{r} 11100 \\ +1 \text{ 2's comp} \\ \hline 11101 \end{array}$$

Tracing Table

n	M	A	Q	Action / operation
4	00011	00000	1011	Initialization
		00001	011□	Shift Left AQ
		<u>11110</u>	011□	A = A - M
3		00001	0110	Q ₀ = 0 Restore A
		00000	110□	Shift Left AQ
		<u>11111</u>	110□	A = A - M
2		00010	1100	Q ₀ = 0 Restore A
		00101	1000□	Shift Left AQ
		<u>00010</u>	100□	A = A - M
1		00010	1001	Q ₀ = 1
		00101	001□	Shift Left AQ
		<u>00010</u>	001□	A = A - M
0		00010	0011	Q ₀ = 1
		<u>00010</u>	0011	
		A(2)	Q(3)	

For M and A number of bits
will be n+1

Unsigned Integers

No.

DATE


Non-Restoring Division

n bit +ve divisor - reg M
n bit +ve dividend - reg Q

Reg A is Set to 0

After division operation is complete

n bit Quo - reg M, n bit rem - reg A



Eg: 11 (Dividend) / 3 (Divisor) \Rightarrow 3 (Quo) & 2 (Rem)

Tracing Table

$-M = 11101$

n	M	A	Q	Action / operation
4	00011	<u>00000</u> 00001 <u>11110</u>	1011 011□ 001□	Initialization Shift Left AQ $A = A - M$
3		<u>11110</u> 11110 <u>11100</u>	0110 110□ 110□	$Q_0 \leftarrow 0$ Shift Left AQ $A = A + M$
2		<u>11111</u> 11111 <u>11111</u>	1100 100□ 100□	$Q_0 \leftarrow 0$ Shift Left AQ $A = A + M$
1		<u>00010</u> 00010 00101 <u>00010</u>	1001 001□ 001□	$Q_0 \leftarrow 1$ Shift Left AQ $A = A - M$
0		<u>00010</u> 00010	0011	$Q_0 \leftarrow 1$
		<u>2 (A)</u> Rem	<u>3 (Q)</u> Quo	

11100
00011
11111

Floating Point numbers and operations

Sign bit
-ve
+ve

Booth Multiplication

Eg: $01101 (+13) \times 01011 (+11)$

1	0	1	0	1	0	1	1	0	1
1	1	1	1	1	1	0	0	1	1
0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	1	0	1		
1	1	1	0	0	1	1			
0	0	1	1	0	1				
0	0	1	0	0	0	1	1	1	
512	256	128	64	32	16	8	4	2	

$$\begin{array}{r} 10010 \\ +1 \\ \hline 10011 \end{array}$$

$$128 + 8 + 4 + 2 + 1 = 143$$

Eg: $10011(-13) \times 01011(11)$

$01011 \rightarrow 0$

$+1 -1 +1 0 -1$

01100
 $+1$

01101

10011

$+1 -1 +1 0 -1$

0	0	0	0	0	0	1	1	0	1
0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	1	1	1	1
0	0	0	1	1	0	1	1	1	1
1	1	0	0	1	1	1	1	1	1

-143

1101110001

No. _____
DATE _____

Floating point number Representation (FPR)

\pm Significant \times Base \pm Exponent

$$0.00000000005 = 0.5 \times 10^{-10}$$

$$50000000000 = 5 \times 10^{10}$$

Normalization rules of FP number

1. The integer part should be zero.
2. $0.d_1d_2 \dots d_n \times B^{\pm E}$ then $d_1 > 0$
and all $d_i \geq 0$
 $i=2$

$$0.123 \times 10^4 = 0.0123 \times 10^5 = 1.23 \times 10^3$$

Two representation techniques


1. Single precision (32 bit)
2. Double precision (64 bit)

C prg Float data type - 4 bytes
 $4 \times 8 = 32 \text{ bits}$


double data type - 8 bytes
 $8 \times 8 = 64 \text{ bits}$

Significant also called mantissa


Single precision



So range -128 to 127
will be shifted to 0 to 255



Double precision



$$\begin{array}{r}
 1.1100 \\
 0.0110 \\
 \hline
 10.0010
 \end{array}$$

Floating point Arithmetic - Add & Subtract

Steps to add / Subtract two floating point numbers

1. Compare the magnitudes of the two exponents and make suitable alignment to the number with the smaller magnitude exponent.
2. perform the Addition / Subtraction
3. Perform normalization by shifting the resulting mantissa and adjusting the resulting exponent.

Eg: Add 1.1100×2^4 and 1.1000×2^2


1. Alignment: 1.1000×2^2 has to be aligned to 0.0110×2^4

2. Addition: Add two numbers to get 10.0010×2^4

$$\begin{array}{r} \text{Add } 1.1000 + \\ 0.0110 \\ \hline 10.0010 \end{array}$$

3. Normalization: Final normalized result 0.1000×2^6 (Assume 4 bits are allowed after radix point)

Addition / Subtraction of F.P numbers



Eg 2: Add -9.999×10^1 and 1.610×10^{-1}

1. Alignment: Shift the number with smaller exponent

$$1.610 \times 10^{-1} \text{ as } 0.0161 \times 10^0$$

2. Addition

$$\begin{array}{r}
 -9.999 \\
 +0.016 \\
 \hline
 -10.015 \times 10^1
 \end{array}$$

$$\begin{array}{r}
 -9.999 \\
 +0.016 \\
 \hline
 -9.983
 \end{array}$$

3. Normalization :

$$0.1001 \times 10^3 = 0.9983 \times 10^2$$

Represent a number in IEEE 754 32 bit floating point number notation

263.3

convert 263 into binary representation

$$2 \overline{) 263}$$

$$263: 100000111$$

$$2 \overline{) 131} - 1$$

$$2 \overline{) 65} - 1$$

$$2 \overline{) 32} - 1$$

$$2 \overline{) 16} - 0$$

$$2 \overline{) 8} - 0$$

$$2 \overline{) 4} - 0$$

$$2 \overline{) 2} - 0$$

$$1 - 0$$

$$0.3 \times 2 = 0.6 \quad 0$$

$$0.6 \times 2 = 1.2 \quad 1$$

$$0.2 \times 2 = 0.4 \quad 0$$

$$0.4 \times 2 = 0.8 \quad 0$$

$$0.8 \times 2 = 1.6 \quad 1$$

$$0.6 \times 2 = 1.2 \quad 1$$

$$0.2 \times 2 = 0.4 \quad 0$$

$$0.4 \times 2 = 0.8 \quad 0$$

$$0.8 \times 2 = 1.6 \quad 1$$

$$0.6 \times 2 = 1.2 \quad 1$$

0

0

1

1

1

1

$$1. 263.3 = 100000111.0100110011 \dots$$

2. Represent the binary form in scientific notation

Shift the decimal point to the left
for each to the left need to multiply the
number by 2.

Scientific Notation:



$$1.000001110100110011 \dots \times 2^8$$

mantissa

3. write it in IEEE 754 format

The format suggest - 1st bit should be the
Sign bit

Single precision (32 bit)



$$263.3 \Rightarrow 0100001110000011101001100110011001100110011$$

Final
representation
of 32 bits

2. Represent a number 1259.125 in IEEE754 32 bit floating point number notation

1. convert decimal to binary

$$\begin{array}{r}
 2 \overline{) 1259} \\
 \underline{2 629} 1 \\
 2 \overline{) 314} 1 \\
 \underline{2 157} 0 \\
 2 \overline{) 78} 1 \\
 \underline{2 39} 0 \\
 2 \overline{) 19} 1 \\
 \underline{2 9} 1 \\
 2 \overline{) 4} 1 \\
 \underline{2 2} 0 \\
 1 0
 \end{array}$$

$$1259: 10011101011$$

0.125×2	$= 0.25$	0
0.25×2	$= 0.5$	0
0.5×2	$= 1.0$	1
0×2	$= 0$	0

$$0.125: 0010 \dots$$

$$1259.125 = 10011101011.0010 \dots$$


2. Represent the binary form in Scientific notation

$$\text{Single precision: } (1.N)_2 \times 2^{E-127}$$

$$\text{Double precision: } (1.N)_2 \times 2^{E-1023}$$

$$1.00111010110010 \dots \times 2^{10}$$

3. Write it in IEEE 754 format



$$1.00111010110010 \dots \times 2^{10}$$

1. Number consider is a +ve number so sign bit is 0 (sign bit)

2. Exponent bias for single precision is 127 and Exponent value is 10

So $127 + 10 = 137$

Convert 137 to binary

10001001 (Exponent)

3. 23 fraction bits

001110101100100000000000 (23 fraction bits)

X XXXXXXXXX XXXX...XX

0 10001001 001110101100100...

Combine four bits together and write

0100 0100 1001 1101 0110 0100 0000 0000

over all 32 bit

Representation

Microprogrammed ctrl org

Computer contains - CPU, I/O devices, memory

ALU Reg Control unit

→ resp for generating ctrl signals

data will be transferred bt reg
instructs ALU to perform operation

Control unit design

- Hardwired - H/w comp flip-flops, decoder, encoder, finite state m/c
- Microprogrammed → perform only read op not write

Control Mem (ROM) Stores microprogram

Microprog is the collection of micro instr

Each micro instr contains one or more micro operations
once the CU is designed - no possibility to modify the CU.

CAR (Control Address reg) - address of the micro instr

CDR (Control Data reg) - instr that is to be executed

It contains extra bits in order to generate the next address in fo. → status bits { zero sign overflow } bits

micro instr contains the collection of ctrl words
CDR also called as pipeline reg - executing multiple tasks simul in less amt of time

```


1111010 0000001
0000101 1111110
-----
0000101 1111111
  
```

512 256 128 64 32 16 8 4 2 1

0000 0010 1000

512 + 128 + 16 + 32
+ 16 + 8 + 4 + 2

717

Full Adder

input output

A B Cin

S C

0 0 0 0 0

0 0 1 1 0

0 1 0 1 0

0 1 1 0 1

1 0 0 1 0

1 0 1 0 1

1 1 0 0 1

1 1 1 1 1

20


5 x 4 = 20

18

2 x 9 =

21

3

Half Adder

input

output


A B S C

0 0 0 0

0 1 1 0

1 0 1 0

1 1 0 1



Addressing Modes

Data Segment

Data1 db 23h

Data2 dw 1234h

Data3 db 00h

Data4 dw 0000h

Data5 dw 2345h, 6789h

Data Ends

Code Segment

Assume cs:code, ds:data

Start:

Mov ax, data

Mov ds, ax

Mov DI, 02h

Mov ax, [bx + DI]

indexed mode

Mov AL, 25h

Mov ax, 2354h

immediate mode Code ends
end Start

Mov Bx, Ax

Mov CL, AL

reg mode

Mov al, data1

Mov ax, data2

Mov data3, al

Mov data4, ax

direct mode / absolute mode

Mov bx, offset data5

Mov ax, [bx]

Register indirect

611	
612	
638	620
639	623
640	625
646	628
650	629
652	632
654	633
655	
658	674
672	

00001
11101
11110

011010

010110

00010
11101
11111