Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

TinyALU reg block implementation #166

Merged
merged 1 commit into from Aug 9, 2023
Merged

Conversation

crteja
Copy link
Contributor

@crteja crteja commented Aug 9, 2023

  • Added a RDL file for TinyALu register block
  • Generated SV RTL reg block with apb interface (using peakrdl-regmodel) and instantiated in TinyALU
  • Added assigns for register fields in TinyALu

- Added a RDL file for TinyALu register block
- Generated SV RTL reg block with apb interface and instantiated in
  TinyALU
- Add assigns for register fields from TinyALu

Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>
@raysalemi raysalemi merged commit ea8e281 into pyuvm:ral_dev Aug 9, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants