Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Regenerate reg block using peakrdl-verilog #173

Merged
merged 3 commits into from Aug 21, 2023

Conversation

crteja
Copy link
Contributor

@crteja crteja commented Aug 19, 2023

  • Regenerated regblock from rdl file using peakrdl-verilog
  • This implementation doesn't use packed structures that were unsupported in icarus and verilator
  • Also, the reg block interface is now a simple handshake interface similar to APB but without sel and enable signals
  • for sake of simplicity, register field write enable bits are always driven with 1
  • Added an agent and reg adapter to simplify testing of TinyALU_reg

Assuming this module now compiles with all EDA tools since it compiles and runs with icarus and verilator

@raysalemi
Copy link
Contributor

This PR failed due to conflicts, perhaps with #171

- Regenerated regblock from rdl file using peakrdl-verilog
- This implementation doesnt use structures that were unsupported
  in icarus and verilator
- Also, the reg block interface is now a simple handshake interface
  similar to APB but without sel and enable signals
- for sake of simplicity, register field write enable bits
  are always driven with 1

Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>
Earlier implementation had clock toggling in tinyalu.sv
Use cocotb Clock to generate clock in test run_phase

Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>
@raysalemi
Copy link
Contributor

There are conflicts in this PR.

- Add dummy reb block and a uvm_agent to drive
  register interface from testbench
- Fix errors with method signatures
- Fix errors with creation of default map
- Update bus2reg to return uvm_reg_op

Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>
@raysalemi raysalemi merged commit c1dacab into pyuvm:ral_dev Aug 21, 2023
1 check passed
@raysalemi
Copy link
Contributor

Thanks!

@crteja crteja deleted the ral_dev_alu_reg_icarus branch August 21, 2023 10:59
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants