Skip to content

Commit

Permalink
i386: Add Icelake-Server-v6 CPU model with 5-level EPT support
Browse files Browse the repository at this point in the history
Windows 11 with WSL2 enabled (Hyper-V) fails to boot with Icelake-Server
{-v5} CPU model but boots well with '-cpu host'. Apparently, it expects
5-level paging and 5-level EPT support to come in pair but QEMU's
Icelake-Server CPU model lacks the later. Introduce 'Icelake-Server-v6'
CPU model with 'vmx-page-walk-5' enabled by default.

Signed-off-by: Vitaly Kuznetsov <vkuznets@redhat.com>
Message-Id: <20220221145316.576138-1-vkuznets@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
  • Loading branch information
vittyvk authored and bonzini committed Mar 15, 2022
1 parent cdec2b7 commit 12cab53
Showing 1 changed file with 8 additions and 0 deletions.
8 changes: 8 additions & 0 deletions target/i386/cpu.c
Expand Up @@ -3526,6 +3526,14 @@ static const X86CPUDefinition builtin_x86_defs[] = {
{ /* end of list */ }
},
},
{
.version = 6,
.note = "5-level EPT",
.props = (PropValue[]) {
{ "vmx-page-walk-5", "on" },
{ /* end of list */ }
},
},
{ /* end of list */ }
}
},
Expand Down

0 comments on commit 12cab53

Please sign in to comment.