Skip to content

Commit

Permalink
ppc/pnv: change the PowerNV machine devices to be non user creatable
Browse files Browse the repository at this point in the history
The PowerNV machine emulates an OpenPOWER system and the PowerNV chip
devices are models of the internal logic of the POWER processor. They
can not be instantiated by the user on the QEMU command line.

The PHB3/PHB4 devices could be an exception in the future after some
rework on how the device tree is built. For the moment, exclude them
also.

Signed-off-by: Cédric Le Goater <clg@kaod.org>
Message-Id: <20200129113720.7404-1-clg@kaod.org>
Tested-by: Thomas Huth <thuth@redhat.com>
Reviewed-by: Greg Kurz <groug@kaod.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
  • Loading branch information
legoater authored and dgibson committed Feb 2, 2020
1 parent 9ae1329 commit 23a782e
Show file tree
Hide file tree
Showing 8 changed files with 12 additions and 1 deletion.
2 changes: 2 additions & 0 deletions hw/pci-host/pnv_phb3.c
Expand Up @@ -1115,6 +1115,7 @@ static void pnv_phb3_class_init(ObjectClass *klass, void *data)
dc->realize = pnv_phb3_realize;
device_class_set_props(dc, pnv_phb3_properties);
set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
dc->user_creatable = false;
}

static const TypeInfo pnv_phb3_type_info = {
Expand Down Expand Up @@ -1168,6 +1169,7 @@ static void pnv_phb3_root_port_class_init(ObjectClass *klass, void *data)

device_class_set_parent_realize(dc, pnv_phb3_root_port_realize,
&rpc->parent_realize);
dc->user_creatable = false;

k->vendor_id = PCI_VENDOR_ID_IBM;
k->device_id = 0x03dc;
Expand Down
1 change: 1 addition & 0 deletions hw/pci-host/pnv_phb3_pbcq.c
Expand Up @@ -335,6 +335,7 @@ static void pnv_pbcq_class_init(ObjectClass *klass, void *data)
xdc->dt_xscom = pnv_pbcq_dt_xscom;

dc->realize = pnv_pbcq_realize;
dc->user_creatable = false;
}

static const TypeInfo pnv_pbcq_type_info = {
Expand Down
3 changes: 2 additions & 1 deletion hw/pci-host/pnv_phb4.c
Expand Up @@ -1290,7 +1290,7 @@ static void pnv_phb4_class_init(ObjectClass *klass, void *data)
dc->realize = pnv_phb4_realize;
device_class_set_props(dc, pnv_phb4_properties);
set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
dc->user_creatable = true;
dc->user_creatable = false;
dc->reset = pnv_phb4_reset;

xfc->notify = pnv_phb4_xive_notify;
Expand Down Expand Up @@ -1368,6 +1368,7 @@ static void pnv_phb4_root_port_class_init(ObjectClass *klass, void *data)
PCIERootPortClass *rpc = PCIE_ROOT_PORT_CLASS(klass);

dc->desc = "IBM PHB4 PCIE Root Port";
dc->user_creatable = false;

device_class_set_parent_realize(dc, pnv_phb4_root_port_realize,
&rpc->parent_realize);
Expand Down
2 changes: 2 additions & 0 deletions hw/pci-host/pnv_phb4_pec.c
Expand Up @@ -490,6 +490,7 @@ static void pnv_pec_class_init(ObjectClass *klass, void *data)

dc->realize = pnv_pec_realize;
device_class_set_props(dc, pnv_pec_properties);
dc->user_creatable = false;

pecc->xscom_nest_base = pnv_pec_xscom_nest_base;
pecc->xscom_pci_base = pnv_pec_xscom_pci_base;
Expand Down Expand Up @@ -568,6 +569,7 @@ static void pnv_pec_stk_class_init(ObjectClass *klass, void *data)

device_class_set_props(dc, pnv_pec_stk_properties);
dc->realize = pnv_pec_stk_realize;
dc->user_creatable = false;

/* TODO: reset regs ? */
}
Expand Down
2 changes: 2 additions & 0 deletions hw/ppc/pnv_core.c
Expand Up @@ -325,6 +325,7 @@ static void pnv_core_class_init(ObjectClass *oc, void *data)
dc->realize = pnv_core_realize;
dc->unrealize = pnv_core_unrealize;
device_class_set_props(dc, pnv_core_properties);
dc->user_creatable = false;
}

#define DEFINE_PNV_CORE_TYPE(family, cpu_model) \
Expand Down Expand Up @@ -423,6 +424,7 @@ static void pnv_quad_class_init(ObjectClass *oc, void *data)

dc->realize = pnv_quad_realize;
device_class_set_props(dc, pnv_quad_properties);
dc->user_creatable = false;
}

static const TypeInfo pnv_quad_info = {
Expand Down
1 change: 1 addition & 0 deletions hw/ppc/pnv_homer.c
Expand Up @@ -360,6 +360,7 @@ static void pnv_homer_class_init(ObjectClass *klass, void *data)
dc->realize = pnv_homer_realize;
dc->desc = "PowerNV HOMER Memory";
device_class_set_props(dc, pnv_homer_properties);
dc->user_creatable = false;
}

static const TypeInfo pnv_homer_type_info = {
Expand Down
1 change: 1 addition & 0 deletions hw/ppc/pnv_lpc.c
Expand Up @@ -762,6 +762,7 @@ static void pnv_lpc_class_init(ObjectClass *klass, void *data)
dc->realize = pnv_lpc_realize;
dc->desc = "PowerNV LPC Controller";
device_class_set_props(dc, pnv_lpc_properties);
dc->user_creatable = false;
}

static const TypeInfo pnv_lpc_info = {
Expand Down
1 change: 1 addition & 0 deletions hw/ppc/pnv_occ.c
Expand Up @@ -280,6 +280,7 @@ static void pnv_occ_class_init(ObjectClass *klass, void *data)
dc->realize = pnv_occ_realize;
dc->desc = "PowerNV OCC Controller";
device_class_set_props(dc, pnv_occ_properties);
dc->user_creatable = false;
}

static const TypeInfo pnv_occ_type_info = {
Expand Down

0 comments on commit 23a782e

Please sign in to comment.