Skip to content

Commit

Permalink
target/i386: [tcg] Port to insn_start
Browse files Browse the repository at this point in the history
Incrementally paves the way towards using the generic instruction translation
loop.

Signed-off-by: Lluís Vilanova <vilanova@ac.upc.edu>
Reviewed-by: Emilio G. Cota <cota@braap.org>
Reviewed-by: Richard Henderson <rth@twiddle.net>
Reviewed-by: Alex Benneé <alex.benee@linaro.org>
Message-Id: <150002146647.22386.13380064201042141261.stgit@frigg.lan>
Signed-off-by: Richard Henderson <rth@twiddle.net>
  • Loading branch information
Lluís Vilanova authored and rth7680 committed Sep 6, 2017
1 parent 9761d39 commit 9d75f52
Showing 1 changed file with 8 additions and 1 deletion.
9 changes: 8 additions & 1 deletion target/i386/translate.c
Expand Up @@ -8449,6 +8449,13 @@ static int i386_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cpu,
return max_insns;
}

static void i386_tr_insn_start(DisasContextBase *dcbase, CPUState *cpu)
{
DisasContext *dc = container_of(dcbase, DisasContext, base);

tcg_gen_insn_start(dc->base.pc_next, dc->cc_op);
}

/* generate intermediate code for basic block 'tb'. */
void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)
{
Expand Down Expand Up @@ -8476,7 +8483,7 @@ void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)
num_insns = 0;
gen_tb_start(tb);
for(;;) {
tcg_gen_insn_start(dc->base.pc_next, dc->cc_op);
i386_tr_insn_start(&dc->base, cs);
num_insns++;

/* If RF is set, suppress an internally generated breakpoint. */
Expand Down

0 comments on commit 9d75f52

Please sign in to comment.