Skip to content

Commit

Permalink
target/arm/translate-a64:Remove redundant statement in disas_simd_two…
Browse files Browse the repository at this point in the history
…_reg_misc_fp16()

Clang static code analyzer show warning:
target/arm/translate-a64.c:13007:5: warning: Value stored to 'rd' is never read
    rd = extract32(insn, 0, 5);
    ^    ~~~~~~~~~~~~~~~~~~~~~
target/arm/translate-a64.c:13008:5: warning: Value stored to 'rn' is never read
    rn = extract32(insn, 5, 5);
    ^    ~~~~~~~~~~~~~~~~~~~~~

Reported-by: Euler Robot <euler.robot@huawei.com>
Signed-off-by: Chen Qun <kuhn.chenqun@huawei.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20200827110311.164316-5-kuhn.chenqun@huawei.com>
Signed-off-by: Laurent Vivier <laurent@vivier.eu>
  • Loading branch information
Kuhn-Chen authored and vivier committed Sep 1, 2020
1 parent 07174c8 commit fa71dd5
Showing 1 changed file with 0 additions and 3 deletions.
3 changes: 0 additions & 3 deletions target/arm/translate-a64.c
Expand Up @@ -13014,9 +13014,6 @@ static void disas_simd_two_reg_misc_fp16(DisasContext *s, uint32_t insn)
fpop = deposit32(opcode, 5, 1, a);
fpop = deposit32(fpop, 6, 1, u);

rd = extract32(insn, 0, 5);
rn = extract32(insn, 5, 5);

switch (fpop) {
case 0x1d: /* SCVTF */
case 0x5d: /* UCVTF */
Expand Down

0 comments on commit fa71dd5

Please sign in to comment.