-
-
Notifications
You must be signed in to change notification settings - Fork 101
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Add entry field for external model for Verilog-A #411
Comments
No response so far. For me a show stopper because I see no chance to include model cards for VA models. |
Hello Dietmar,
The response may require some time, because I am developing Qucs-S in my spare time. Usually I am responding within 1 week, but some issues may require longer time. The project has no full-time developers. Please wait.
The implementation of your proposal is not so easy as it seems. The current design of verilog-a device is strongly dependent on JSON files. The symbol is separate JSON object. I would not touch this software solution, but rewrite it from the scratch. The adding of the modelcard reference may be not possible using the existing implementation. I am planning to implement Verilog-A file device that will act like "SPICE file" device and will not require the usage of JSON. But the implementation of this feature has a low priority for me because of low significance of compact modelling for 99% of average Qucs-S users. So, don't expect the new Verilog-A device will be added in this year. But there exist a workaround for your request using the existing "SPICE generic device component". You may aslos attach one model to many devices (for example N or P type) using this workaround. Perform the following steps:
The attached screenshots illustrate this workaround for tunnel diode model. |
Here is an example project for the proposed workaround. |
Thanks Vadim, |
Closing as resolved. |
Vadim,
I have a big wish.
The life would be much easier if there would an entry field for model cards which can provided by include a file. I made a sketch:
At the moment I have to change the parameters painful by editing the parameter entries. If I change the model anything is lost and we have the fallback to the Verilog-A default values.
My proposal is to add a checkbox and an entry field for a model name. If both exist the user have to provide the model card in a file which has to be included. In this case the modelcard from symbol have to omitted in the netlist.
The text was updated successfully, but these errors were encountered: