

Compute Express Link (CXL) The Interconnect Revolution

Sameer Ahmad sameerahmad@cse.iitb.ac.in

Raja Gond rajagond@cse.iitb.ac.in

Seminar - RnD - Spring 2023






- 1. Life before CXL
- 2. Why CXL?
- 3. CXL-101
- 4. Use Cases
- 5. Conclusion





• With PCIe (Peripheral Component Interconnect Express) Only




Life Before CXL



• With PCIe (Peripheral Component Interconnect Express) Only

CPU

- → Memory connected to <u>Cacheable</u>
- → Memory connected to PCIe device <u>Uncacheable</u>
- → Works well for a lot of applications with existing software




Life Before CXL



Challenges with this model


- Heterogeneous computing and disaggregation
 - <u>Efficient resource sharing</u> <u>including memory</u>
- → Memory Bandwidth and capacity extension on PCIe I/O
 - <u>Memory tiering and different</u> <u>memory types</u>






- → Industry mega-trends are driving demand for faster data processing and next-generation data center performance:
 - Proliferation of Cloud Computing
 - Growth of Artificial Intelligence and Analytics
 - Cloudification of the Network and Edge











- → Need a new class of interconnect for <u>heterogeneous computing and</u> <u>disaggregation</u> usages:
 - Efficient resource sharing
 - ◆ Shared memory pools with efficient access mechanisms
 - Enhanced movement of operands and results between accelerators and target devices
 - Significant latency reduction to enable disaggregated memory



→ The industry needs open standards that can comprehensively address next-gen interconnect challenges




CXL: A new class of open standard interconnect

- Industry Open Standard for High Speed Communications
- 150+ Member Companies
- All CPU, GPU and memory vendors in consortium
- CXL has a bright future and will be a game-changer in the industry!!
- https://www.computeexpresslink.org/



- → Processor Interconnect:
 - Open industry standard
 - High-bandwidth, low-latency
 - Coherent interface
 - Leverages PCI Express®
- → Targets high-performance computational workloads
 - Artificial Intelligence
 - Machine Learning
 - ◆ HPC
 - Comms






- CXL is a new class of interconnect for device connectivity and cache coherent interface using PCIe, enabling memory expansion and heterogeneous memory for disaggregated computing platforms.
- *Disaggregated computing* is a computing architecture that separates compute, memory, and storage resources into distinct physical devices connected by a high-speed network.




CXL has an alternate **protocol** that runs across the standard PCIe 5.0 physical layer, consisting of three protocols;


- 1. **CXL.io** for discovery, configuration, register access, and interrupt.
- 2. **CXL.cache** for device access to processor memory, and
- 3. **CXL.memory** for processor access to device attached memory.






Type of CXL devices







- CXL is a cache coherent interconnect technology.
- All device types of CXL compatible with most existing PCIe devices, including SSDs.
- Even though CXL is built upon PCIe, it basically guarantees that all the caches across different computing complexes in the same CXL hierarchy are coherent.



Time for meme:)





Persistent Memory (Optane Machine)

CXL







- > TOOLSET
- Memory Pooling
- > Memory Expansion
- Memory Sharing
- > Potential works with CXL

TOOLSET









= YES

Possible but

under development

CXL hardware not yet available

Emulate CXL devices with **Qemu**

- Also require support from **Linux** Kernel
- Already in active development to support CXL devices.
- Load and Store aren't yet supported

TOOLSET



<u>CXL Emulation on regular 2-socket</u> (2S) server systems




 A paper called **Pond** by Microsoft emulate the following two characteristics of Compute Express Link (CXL) attached DRAM:

Characteristics


No local CPU which can directly accesses it, i.e., CXL-memory treated as a "computeless/cpuless" node

Latency:~ 150ns



Memory Pooling





- → Memory is becoming the largest portion of server costs for cloud datacenters
 - DRAM can account for upto 50% of server costs

Reasons:

- 1. Some other resource (e.g CPU) has saturated.
- 2. Overcommitting limit reached

Memory Pooling



Problem:

High Capacity for some Workloads.
Often Expensive memory is underutilized

We cannot just deploy less memory as sometimes full amount is needed

CXL Memory pooling will help to reduce total memory while still enabling high use

Pond: CXL-Based Memory Pooling Systems for Cloud Platforms


Memory Pooling



Each Host has a small host memory attached to it


Remaining memory requirements of the VMs


Different policies can define how much, when and how to allocate memory from the pool















Enabling CXL Memory Expansion for In-Memory Database Management Systems

Minseon Ahn
Donghun Lee
Jungmin Kim
minseon.ahn@sap.com
domg.hun.lee@sap.com
jungmin.kim@sap.com
SAP Labs Korea


Oliver Rebholz oliver.rebholz@sap.com SAP SE Walldorf, Baden-Württemberg Germany Andrew Chang Jongmin Gim Jaemin Jung Vincent Pham Krishna T. Malladi Yang Seok Ki

Limited memory volume is always a performance bottleneck in an in-memory database management system (IMDBMS) as the data size keeps increasing.

This work proposes a flexible CXL-based **memory expansion** with potentially **lower TCO** in an IMDBMS as one of the significant **use cases** of CXL memory.







https://www.computeexpresslink.org/_files/ugd/0c1418_998df4f459734f319e7a12cc2163b943.pdf





- → Development of CXL library that can provide an interface to user applications for performing operations on CXL devices.
- → Creating a standard emulator for different types of CXL devices(Currently there is only Type 3 device emulator available).
- → Modification of device drivers to provide support for CXL-enabled Accelerator devices.





CXL specification is gaining wide traction in the industry due to the simplicity of implementing low-latency caching and memory semantics on a well-established **PCIe** infrastructure.

References:

- Compute Express LinkTM and CXLTM Consortium
- https://www.computeexpresslink.org/
- Craig Rodgers' presentation on CXL



Thank you for listening!
Questions?