




# EMUCXL:

an emulation and access library for CXL

R&D2-Spring 2023

**Raja Gond**  
under the guidance of  
Prof. Purushottam Kulkarni  
*rajagond@cse.iitb.ac.in*




# Outline

---

1. Introduction
2. Background and Motivation
3. CXL Emulation
4. Design of Emucxl
5. Discussion and Challenges
6. Future Work
7. Conclusion


# Introduction

- The emergence of Compute Express Link (CXL) in the interconnects market holds great promise for transforming the architecture of host-device interconnects.
- Interconnects: a pathway that allows different components within a computer system to communicate with each other.




# Introduction


→ **Emucxl** is a library that enables user applications to perform load and store operations on emulated CXL devices. It is build on the idea presented in the paper titled *Direct Access, High-Performance Memory Disaggregation with DirectCXL*




# Background and Motivation



# Background and Motivation



# CXL-Emulation



# CXL-Emulation

## CXL Emulation on regular 2-socket (2S) server systems




- A paper called **Pond** by Microsoft emulate the following two characteristics of Compute Express Link (CXL) attached DRAM:

### Characteristics

No local CPU which can directly accesses it, i.e., CXL-memory treated as a “computeless/cpuless” node


Latency:~  
150ns





# Design of EMUCXL

- We are using simplified approach and assume that only one user applications is using the emucxl.
- *kmalloc\_node* or *vmalloc\_node* to allocate memory on specific node
- *remap\_pfn\_range* to memory mapped the allocated memory to user virtual address space.






# Design of EMUCXL

→ Some APIs that was planned for implementation.

<b>void emucxl_init ()</b>	Set up the device file and other configurations required for Emucxl operation
<b>void emucxl_exit ()</b>	Close the device file
<b>void* emucxl alloc (..., type tp , size t size )</b>	Used to allocate memory either remotely or locally, depending on the type specified
<b>bool emucxl free (..., void* address)</b>	used to free allocated memory.
<b>void* emucxl migrate (..., void * address , type tp , size t new)</b>	used to transfer memory between local and remote locations, depending on the type specified.
<b>bool emucxl resize (..., void* address , size t curr , size t new)</b>	used to resize memory either in its original location or in the opposite location of the new size, if possible.

# Design of EMUCXL

- The current implementation does not support any API calls or memory-mapped access.
- Challenges that comes along the way is discussed in next section






# Discussion and Challenges

- NUMA-aware memory allocation
  - ◆ `vmalloc_node ( size , NUMA_NODE ) ;`
  - ◆ `kmalloc_node ( size , GFP_KERNEL , NUMA_NODE ) ;`  
`// contiguous allocation`
  - ◆ `kzalloc_node ( size , GFP_KERNEL , NUMA_NODE ) ;`  
`// contiguous allocation and initialise with zero`
  - ◆ `vzalloc_node ( size , NUMA_NODE ) ; // initialise with zero`




# Discussion and Challenges

- ioctl calls
  - ◆ #define EMUCXL\_ALLOCATE\_MEMORY\_IOWR ( ' e ' , 4 , emucxl\_arg\_t\* )  
// ioctl command
- **copy\_from\_user** and **copy\_to\_user** API is used to transfer data.



# Discussion and Challenges


- Challenge: Managing allocation for a combination of local and remote memory.
- Another challenge was allocating memory in kernel space with `kmalloc_node` and then mapping it to application userspace. Although I tried `remap_pfn_range`, but it resulted in program crashes. The `mmap` API is considered as a possible solution, but no numa-aware allocation is found.
- While `kmalloc_node` was able to allocate memory, `vmalloc_node` was not working in the EMUCXL setup.



# Future Work

---

- API implementation
- Memory-mapped address space supports for user application
- Support for more than one user application accessing emucxl



# Conclusion

---

The emergence of CXL represents a significant technological advancement that has the potential to transform data centre architectures. CXL specification is gaining wide traction in the industry due to the simplicity of implementing **low-latency caching** and memory semantics.


EMUCXL provides a simplified interface for user applications to get a feel of reading / writing on emulated cxl devices. The development of EMUCXL is a non-trivial task that required significant research, experimentation, and programming expertise.






Thank you for listening!  
Questions?

# Type of CXL devices



**Type 1 device  
(e.g. NIC)**



**Type 2 device  
(e.g. GPU)**

**Type 3 device  
(e.g. memory pool)**

