Skip to content
master
Switch branches/tags
Code

Latest commit

In both Cortex A53 and A72, every bit of CPTR_EL3 is RES0 except bit 10
and bit 31. We need bit 10 to be 0, also bit 31 is 0 previously, so
zero the entire register in initialization.
2e59fc6

Git stats

Files

Permalink
Failed to load latest commit information.

About

No description, website, or topics provided.

Releases

No releases published

Packages

No packages published