Lecture 12: Dynamic Scheduling w/ Recovery

Tomasulo Summary

- prevents register as bottleneck
- avoids/removes WAR, WAW hazards
- lasting contributions
 - ✓ dynamic scheduling
 - ✓ register renaming (in what way does the register name change?)
 - ✓ load/store disambiguation

Objectives

revising the Tomasulo algorithm to support speculation/in-order completion

Support for Speculation

speculation:

✓ allow an instruction to issue that is dependent on branch without any consequences (including exceptions) if branch is predicted incorrectly ("HW undo")


Tomasulo:

- ✓ when instruction no longer speculative, write results (instruction commit or instruction retire)
- ✓ execute out-of-order but commit in order.
- ✓ requires some kind of intermediate storage

Hardware Speculative Execution


- need HW buffer for results of uncommitted instructions: reorder buffer
 - ✓ reorder buffer can be operand source
 - ✓ once operand commits, result is found in register.
 - ✓ 3 fields: instr. type, destination, & value
 - ✓ use reorder buffer number instead of reservation station as "name" of result
 - ✓ instructions commit in order
 - ✓ as a result, its easy to undo speculated instructions on mispredicted branches or on exceptions


Speculative Tomasulo





Four Steps of Speculative Tomasulo


- issue—get instruction from FP Op Queue
 - ✓ if RS and ROB slots are free, issue instr & send operands & ROB # for destination.
- execution—operate on operands (EX)
 - ✓ when both operands ready then execute; if not ready, watch CDB for result; when both in RS, execute
- write result—finish execution (WB)
 - ✓ write on CDB to all awaiting FUs & ROB; mark RS available.
- commit—update register w/ reorder result
 - ✓ when instr. at head of ROB & result present, update register with result (or store to memory) and remove instr from ROB.









































Speculative Execution

- ROB and in-order commit allow us to flush the speculative instructions from the machine when a misprediction is discovered.
- ROB is another possible source of operands
- ROB can provide __inorder commit__ in an out-of-order machine
- ROB allows us to _precisely handle__ exceptions on speculative code

Issues With Out-of-Order Execution

- size of reservation stations and reorder buffer grows with number of instructions in flight at any time
- processors can only examine a limited window of instructions each cycle to decide which to issue

Another Example of Speculative Tomasulo

F0 10 R2 LD F0 **ADDD** F10 F4 DIVD F2 F10 F6 BNEZ F2 Exit LDF4 ()R3 ADDD F0 F4 F9


F4


...


SD


Exit:


R3




















Announcement

- next lecture: multi-core and multi-threading
 - \checkmark Ch. 6.4 6.5 (HP1)
- MP assignment
 - ✓ MP3 checkpoint 2 due on 3/18 5pm