


Lecture 5:

Memory Hierarchy


Some slides adapted from Mary Jane Irwin at Penn State University for *Computer Organization and Design*, Patterson & Hennessy,
© 2005

Watch this

Click the chip



Review: Instruction Type vs # of Required Cycles




- ❑ IFetch: Instruction Fetch and Update PC
- ❑ Dec: Instruction Decode, Register Read, Sign Extend Offset
- ❑ Exec: Execute R-type; Calculate Memory Address; Branch Comparison; Branch and Jump Completion
- ❑ Mem: Memory Read; Memory Write Completion; R-type Completion (RegFile write)
- ❑ WB: Memory Read Completion (RegFile write)

INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!

Review: Single Cycle Pros & Cons

- ❑ uses the clock cycle inefficiently – the clock cycle must be timed to accommodate the **slowest** instruction
 - especially problematic for more complex instructions like floating point multiply




- ❑ may be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle

but

- ❑ is simple and easy to understand

Review: Multicycle Pros & Cons

- ❑ uses the clock cycle efficiently – the clock cycle is timed to accommodate the slowest instruction **step**




- ❑ multicycle implementations allow functional units to be used more than once per instruction as long as they are used on different clock cycles

but


- ❑ requires additional internal state registers, more muxes, and more complicated (FSM) control

Review: Single Cycle vs. Multiple Cycle Timing

single cycle implementation:



multiple cycle implementation:



Review: Will multicycle design be faster?


❑ let's assume $t_{\text{setup}} + t_{\text{cq}}$ time for registers = 0.1 ns

- single cycle design:

- clock cycle time = $4.7 + 0.1 = 4.8$ ns
- time/inst = $1 \text{ cycle/inst} \times 4.8 \text{ ns/cycle} = 4.8 \text{ ns/inst}$

- multicycle design:


- clock cycle time = $1.0 + 0.1 = 1.1$
- time/inst = $\text{CPI} \times 1.1 \text{ ns/cycle}$ (depends on the types or mixture of instructions!)



	I	Fetch	Decode, R-Read	ALU	PC update	D Memory	R-Write	Total (ns)
Add		1	1	.9	-	-	.8	3.7
Load		1	1	.9	-	1	.8	4.7
Store		1	1	.9	-	1	-	3.9
beq		1	1	.9	.1	-	-	3.0

Physical Memory Systems

so far, we've viewed memory as a black box that you can put data and programs into for later access




Types of Memories

- SSD: \$0.75 /GB, HD: \$0.1-0.2/GB
- DRAM: \$20-25/GB
- more on bandwidth later

Need understand the trade-off among size, speed, cost

Type	Size	Latency	Cost/bit
Register	< 1KB	< 1ns	\$\$\$\$
On-chip SRAM	8KB-6MB	< 2ns	\$\$\$
X Off-chip SRAM	1Mb – 16Mb	< 10ns	\$\$
DRAM	64MB – 1TB	< 100ns	\$
Disk (SSD, HD)	40GB – 1PB	< 20ms	< \$1/GB

Memory Hierarchy



Why Does a Hierarchy Work?

- locality of reference >

- ✓ temporal locality

- reference same memory location many times (close together, in time)

- ✓ spatial locality

- reference near neighbors around the same time


Example of Locality

```

int A[100], B[100], C[100], D;
for (i=0; i<100; i++) {
    C[i] = A[i] * B[i] + D;
}


```

Handwritten annotations: A red arrow points to the variable `D` in the code. A red circle is drawn around `D` in the expression `C[i] = A[i] * B[i] + D;`. A red line is drawn under the entire expression.




8 words

Memory Hierarchy




Example: Intel Nehalem Memory Hierarchy




1. 4-way set associative instruction cache
2. 8-way set associative L1 data cache (32 KB)
3. 8-way set associative L2 data cache (256 KB)
4. 16-way shared L3 cache (8 MB)
5. 3 DDR3 memory connections

Typical Memory Organization



Basic Cache Operation



Cache Terminology

- hit: data appears in some block
 - ✓ hit rate: the fraction of accesses found in the level — 90%.
 - ✓ hit time: time to access the level (consists of RAM access time + time to determine hit)
- miss: data needs to be retrieved from a block in the lower level (e.g., block Y)
 - ✓ miss rate = $1 - (\text{hit rate})$
 - ✓ miss penalty: time to replace a block in the upper level + time to deliver the block to the processor
- hit time \ll miss penalty
 1" \rightarrow 10-20 \rightarrow any hundred cycles.

Average Memory Access Time

- average memory-access time \rightarrow

$$= \text{hit time} + \text{miss rate} \times \text{miss penalty}$$

\downarrow
 $\text{hit time}(1 - \text{miss rate}) + \text{miss rate} \times \text{miss penalty}$
- miss penalty: time to fetch a block from lower memory level
 - ✓ access time: function of latency
 - ✓ transfer time: function of bandwidth b/w levels
 - transfer one "cache line/block" at a time
 - transfer at the size of the memory-bus width

Memory Hierarchy Performance

- Average Memory Access Time (AMAT)

- ✓ = hit time + miss rate \times miss penalty

- ✓ = $T_{\text{hit}}(\text{L1}) + \text{miss}\%(\text{L1}) \times T(\text{memory})$

- example:


- ✓ cache hit = 1 cycle

- ✓ miss rate = 10% = 0.1

- ✓ miss penalty = 300 cycles

- ✓ AMAT = 1 + 0.1 \times 300 = 31 cycles


- can we improve it?



Reducing Penalty: Multi-Level Cache

- Average Memory Access Time (AMAT)

$$\begin{aligned}
 &= T_{\text{hit}}(\text{L1}) + \text{miss}\%(\text{L1}) \times (T_{\text{hit}}(\text{L2}) + \text{miss}\%(\text{L2}) \times (T_{\text{hit}}(\text{L3}) + \text{miss}\%(\text{L3}) \times T(\text{memory}))) \\
 &= T_{\text{hit}}(\text{L1}) + \text{miss}\%(\text{L1}) \times T_{\text{miss}}(\text{L1}) \\
 &= T_{\text{hit}}(\text{L1}) + \text{miss}\%(\text{L1}) \times \{ T_{\text{hit}}(\text{L2}) + \text{miss}\%(\text{L2}) \times (T_{\text{miss}}(\text{L2})) \} \\
 &= T_{\text{hit}}(\text{L1}) + \text{miss}\%(\text{L1}) \times \{ T_{\text{hit}}(\text{L2}) + \text{miss}\%(\text{L2}) \times (T_{\text{miss}}(\text{L2})) \} \\
 &= T_{\text{hit}}(\text{L1}) + \text{miss}\%(\text{L1}) \times \{ T_{\text{hit}}(\text{L2}) + \text{miss}\%(\text{L2}) \times [T_{\text{hit}}(\text{L3}) + \text{miss}\%(\text{L3}) \times T(\text{memory})] \}
 \end{aligned}$$



AMAT Example

$$= T_{\text{hit}}(L1) + \text{miss\%}(L1) \times (T_{\text{hit}}(L2) + \text{miss\%}(L2) \times (T_{\text{hit}}(L3) + \text{miss\%}(L3) \times T(\text{memory})))$$

- Example:

- ✓ miss rate L1=10%, $T_{\text{hit}}(L1) = 1$ cycle
- ✓ miss rate L2=5%, $T_{\text{hit}}(L2) = 10$ cycles
- ✓ miss rate L3=1%, $T_{\text{hit}}(L3) = 20$ cycles
- ✓ $T(\text{memory}) = 300$ cycles

- AMAT = ?


- ✓ 2.115 (compare to 31 with no multi-levels)
- ✓ 14.7x speed-up!

Types of Caches

type of cache	mapping of data from memory to cache	complexity of searching the cache
direct mapped (DM)	a memory value can be placed at a single corresponding location in the cache	fast indexing mechanism
set-associative (SA)	a memory value can be placed in any of a set of locations in the cache	slightly more involved search mechanism
fully-associative (FA)	a memory value can be placed in any location in the cache	extensive hardware resources required to search (CAM)


Direct Mapping

- direct mapping:
 - ✓ a memory value can only be placed at a single corresponding location in the cache




Set Associative Mapping (2-Way)

- set-associative mapping:
 - ✓ a memory value can be placed in any location of a set in the cache




Fully Associative Mapping

- fully-associative mapping:
 - ✓ a memory value can be placed anywhere in the cache




Direct Mapped Cache

- location 0 is occupied by data from (0, 4, 8, and C)
 - ✓ which one should we place in the cache?
 - ✓ how can we tell which one is in the cache?




Three Cs (Cache Miss Terms)

- compulsory misses: *conflict misses capacity miss*
 - ✓ cold start misses (caches do not have valid data at the start of the program)




Three Cs (Cache Miss Terms)

- capacity misses:
 - ✓ increase cache size



Three Cs (Cache Miss Terms)

- conflict misses:
 - ✓ increase cache size and/or associativity.
 - ✓ associative caches reduce conflict misses



Four Central Questions in Designing a Cache


- P-I-R-W:
 - ✓ placement: where can a block of memory go?
 - ✓ identification: how do i find a block of memory?
 - ✓ replacement: how do i make space for new blocks?
 - ✓ write policy: how do i propagate changes?
- need to consider these for all levels of the memory hierarchy
 - ✓ L1/L2/L3 caches now
- main memory, disks have similar issues, addressed later

Describing Caches: 7 Parameters

- access time: T_{hit}
- capacity
 - ✓ total amount of data the cache can hold
 - # of blocks × block size
- block (line) size
 - ✓ the amount of data that gets moved into or out of the cache as a chunk
 - analogous to page size in virtual memory
- replacement policy
 - ✓ what data is replaced on a miss?
- associativity
 - ✓ how many locations in the cache is a given address eligible to be placed in?
- unified, instruction, data
 - ✓ what type of data is kept in the cache? We'll cover this in more detail later

Example: 1KB DM Cache, 32-byte Lines

- lowest M bits are offset (Line Size = 2M)
- $\text{index} = \log_2 (\# \text{ of sets})$



Example of Caches

- given a 2MB, direct-mapped physical caches, line size=64bytes, and 52-bit physical address
 - ✓ tag size?
- ✓ now change it to 16-way, tag size?
- ✓ how about if it's fully associative, tag size?

Announcement

- today's lecture: cache basics
 - ✓ Ch. 5.1 – 5.4 (HP1)
- next lecture: other cache topics (e.g., replacement policy)
 - ✓ Ch. 5.4 – 5.8 (HP1)
- MP assignment
 - ✓ MP1 due on 2/4 5pm