

Lecture 13: Dynamic Scheduling w/ Renaming

View of Superscalar Execution



Generic Superscalar Processor Models




Instr Scheduling: Wakeup & Select

- wakeup logic
 - ✓ to notify the resolution of data dependency of input operands.
 - ✓ wake up instructions w/ zero input dependency

select logic

- choose and fire ready instructions
- ✓ deal with structure hazard

- wakeup-select is likely on the critical path
 - ✓ associative match




Superscalar Scheduler (Width = 4)


tag broadcast bus [3..0] select logic T39 to execute logic **T42**

snapshot of RS (only 4 entries shown)


Selection Logic

- select ready instructions to be issued
- goal
 - ✓ to reduce the height of DFG
- methods
 - location-based (e.g., leftmost ready first)
 - allow simple, faster hardware
 - oldest ready first
 - use location-based (in-order issue) with "compaction"
 - slow and complex







Simple Select Logic Implementation




Simple Select Logic Implementation




Simple Select Logic Implementation





ECE 411 COMPUTER ORGANIZATION AND DESIGN

- Alpha 21264+, MIPS R10K+, Pentium 4 use explicit register renaming
 - ✓ registers are not read until instruction dispatches (begins execution)
 - ✓ register renaming ensures no conflicts



ECE 411 COMPUTER ORGANIZATION AND DESIGN


assume that PR37 is free and allocated to DIV's destination register R5

DIV R5, R4, R2 DIV PR37, PR45, PR2
ADD R7, R5, R1
SUB R5, R3, R2
LW R7, 1000(R5)

RAT

R1	PR23
R2	PR2
R3	PR17
R4	PR45
R5	PR13
R6	PR20
R7	PR30

PR37



assume that PR37 is free and allocated to DIV's destination register R5

DIV R5, R4, R2 DIV PR37, PR45, PR2
ADD R7, R5, R1
SUB R5, R3, R2
LW R7, 1000 (R5)

RAT

R1	PR23
R2	PR2
R3	PR17
R4	PR45
R5	PR37
R6	PR20
R7	PR30

. .

assume that PR4 is free and allocated to ADD's destination register R7

DIV R5, R4, R2 DIV PR37, PR45, PR2
ADD R7, R5, R1 ADD PR4, PR37, PR23
SUB R5, R3, R2
LW R7, 1000(R5)

RAT

PR23
PR2
PR17
PR45
PR37
PR20
PR30

PR4

. . .




DIV R5, R4, R2 DIV PR37, PR45, PR2
ADD R7, R5, R1 ADD PR4, PR37, PR23
SUB R5, R3, R2 SUB PR42, PR17, PR2
LW R7, 1000(R5)

RAT

R1	PR23
R2	PR2
R3	PR17
R4	PR45
R5	PR37
R6	PR20
R7	PR4

PR42

•••




DIV R5, R4, R2 DIV PR37, PR45, PR2 ADD R7, R5, R1 ADD PR4, PR37, PR23 SUB R5, R3, R2 SUB PR42, PR17, PR2 LW R7, 1000(R5) LW PR19, 1000(PR42)

RAT

PR23
PR2
PR17
PR45
PR42
PR20
PR4

PR19

. . .



aimited

Explicit Register Renaming

- make use of a physical register file that is larger than number of registers specified by ISA
- key insight: allocate a new physical destination register for every instruction that writes
 - removes all chance of WAR or WAW hazards (fake dependency)
 - ✓ like Tomasulo, good for allowing full out-of-order completion
- mechanism? keep a translation table: RAT
 - ✓ ISA register ⇒ physical register mapping
 - ✓ when register written, replace entry with new register from freelist
 - physical register becomes free when not used by any active instructions

Advantages of Explicit Renaming

- decouples renaming from scheduling:
 - ✓ pipeline can be exactly like "standard" DLX pipeline (perhaps with multiple operations issued per cycle)
 - ✓ or, pipeline could be Tomasulo-like or a scoreboard, etc.
 - ✓ standard forwarding or bypassing could be used
- allows data to be fetched from single register file
 - ✓ no need to bypass values from leorder buffer
 - ✓ this can be important for balancing pipeline
- many processors use a variant of this technique:
 - ✓ R10000, Alpha 21264, HP PA8000
- another way to get precise interrupt points:
 - ✓ all that needs to be "undone" for precise break point is to undo the table mappings
 - ✓ this provides an interesting mix between reorder buffer and future file
 - o results are written immediately back to register file
 - registers names are "freed" in program order (by ROB)


ECE 411 COMPUTER ORGANIZATION AND DESIGN

R2 LD F0 10 F10 F4 F0 ADDD F2 F10 F6 DIVD F2 Exit BNEZ F4R3 LDADDD F0 F4 F9 R3 SD F4


Exit:

The same code example as Lecture 12


Explicit register renaming:





- Physical register file larger than ISA register file
- On issue, each instruction that modifies a register is allocated new physical register from freelist




- · Note that physical register (PO)s "dead" (or not "live") past the point of this load.
 - When we go to commit the load, we free up










:52/Kubiatowia Lec 7.26



Announcement

- next two lectures:
 - ✓ guest lecture floating-point arithmetic (3/27)
 - ✓ tentatively no lecture (3/29)
- MP assignment
 - ✓ MP3 checkpoint 2 due on 3/18 5pm