
ECE 411 MP2 Report


Rauhul Varma

rvarma2 - 2/26/18

- 1. Paper Design
- Descriptions of Blocks
 Testing Methodology
- 4. Wave Traces
- 5. List of Memory Writes
- 6. Timing Analysis Report



~mem_wishbone.ACK



Descriptions of Blocks

- 1. The == block takes in the currently selected tag (tag_arr[index]) and the input tag and outputs a 1 if they are equal and 0 if not.
- 2. The && block takes in the result of the == block and the currently selected valid bit (valid_arr[index]) and outputs 1 if they are both 1, 0 if not. The combination of these blocks is used to define the hit signal, ie. if the input tag is equal to the current tag and the data is valid then there is a hit.
- 3. The **spilt** block take the input address and splits it into two signals, a tag and index. The **lower 3** bits are used to create the **index** bus and the **upper 9** are used to create the **tag** bus
- 4. The **concat** block takes in an input tag from the desired source and the current index combines them to create an address. The address's **upper 9** bits are formed from the input **tag** and the **lower 3** bits are formed from the **index**.

All of the other blocks in the cache datapath are registers/register arrays, muxes and demuxes.

Testing Methodology

I followed a similar multistep process for mp2 as I described for mp1. I setup my development environment so that I could catch many bugs before even going into testing. For example, whenever I made changes to the cache datapath, I would ensure the relevant control logic was updated immediately. On top of that I used git diff constantly to review all changes I made.

I first updated my cpu to use the new wishbone interface and used all the tests from mp1 and earlier as regression tests. I checked that all tests completed with the correct and expected register values. I then chose a couple random points in each simulation to compare the waves against the cpu datapath before using the wishbone interface. I checked that at all of these points both implementations behaved the same way. The list of tests used is as follows:

```
jsrTest.asm
ldbstbTest.asm
ldistiTest.asm
mplcpl.asm
mplfinal.asm
trapTest.asm
```

I then fully implemented the cache on paper and traced out by hand exactly what I expected to happen on every memory access, (hit, miss dirty, miss clean). With my design completed entirely on paper, I implemented the cache in verilog and as mentioned used git to ensure I only made the changes I intended to make.

I used the same methodology as I did in mp1 when testing the cache. For these tests, I used these paper diagrams once again to trace every relevant during my test case. One of the simpler test cases I used was my ldbstbTest.asm which is as follows:

```
ORIGIN 4x0000

SEGMENT CodeSegment:

LEA R0, L_DATA

LDB R1, R0, 0

LDB R2, R0, 1

NOT R1, R1

NOT R2, R2

STB R1, R0, 0

STB R2, R0, 1

HALT:

BRNzp HALT; ; Infinite loop to keep the processor

BRnzp HALT; ; from trying to execute the data below.

L_DATA:


DATA2 4xAA55
```

This methodology allowed to me near immediately solve a bug I encountered when first performing my the test case. I incorrectly assumed the ACK signal remained high for only one cycle and would drop by itself. This led dirty misses to **write back** correctly but immediately compete the **read in** state as the **ACK** never dropped. Since I had written down exactly what I expected to happen at each step, it was easy to find the mistake and rectify the issue.


I also went through the additional step of comparing my processor's state to the simulator's at random points, checking that all the registers matched their expected values. This set of tests and preparation made me confident the final mp2 test would work.








				<u> </u>	I	I	I	
cache_way_0/data	5 \5220522052205220	5220522	0522052205220522	052205220 6ddd6ccd6bbd6aad699d6	38d677d6660	+		
[7]	5220522052205220522052205220							
[6]	6ddd6ccd6bbd6aad699d688d677d6660							
[5]	600d600d600d0130600d600d600d0030					+		
	bbcc99aa7788556633441122014800c2				†	+		
	b	† <u> </u>	d0060600d600d600	d600d60f2		-		
				dovodovia -		-		
	00000e29e002390a186134007242324a					-		
	6a83784428466a816c8c6c8c6c8c6c4f					•		
[0]	0fff03f916ff68862c046c0068016a42			-	+	•	+ +	
cache_way_0/tag	0 001 000 000 000 000 000 000	0 002			+	-		
[7]	001							
[6]	000							
[5]	000							
[4]	†				1	-		
	002 \000					*		
						-		
[2]					+	-		
[1]	000				†	-		
[0]	002			V		- -		
pc_out	0104	λ	0106 0108	010a		010c	1010e 10110 1	.\a110 \.\
		0 ns	2620		100 ns		00 ns	26800





List of Memory Writes

Timing Analysis Report

```
TimeQuest Timing Analyzer report for mp2
Sun Feb 25 15:57:02 2018
Ouartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version
; Table of Contents ;
______
 2. TimeQuest Timing Analyzer Summary
 6. Slow 1100mV 85C Model Fmax Summary
53. TimeQuest Timing Analyzer Messages
; TimeQuest Timing Analyzer Summary
+-----+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name ; mp2
; Device Family
           ; Stratix III
          ; EP3SE50F780C2
; Device Name
; Timing Models ; Final
; Delay Model ; Combined
; Rise/Fall Delays ; Enabled
; Clocks
+----+
; Clock Name
           ; Type ; Period ; Frequency ; Rise ; Fall ; Duty
Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ;
Inverted ; Master ; Source ; Targets
+----+
+----+
; memory_wishbone.CLK ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;
          ; ; ;
         ; { memory_wishbone.CLK } ;
+----+
+----+
; Slow 1100mV 85C Model Fmax Summary
+----+
    ; Restricted Fmax ; Clock Name
+----+
; 108.05 MHz ; 108.05 MHz ; memory_wishbone.CLK ;
```

+----+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.

```
+----+
; TimeQuest Timing Analyzer Messages ;
+----+
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
   Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
   Info: Processing started: Sun Feb 25 15:56:51 2018
Info: Command: quartus_sta mp2 -c mp2
Info: qsta default script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors.
However, the extra hyper-threaded processors will not be used by default.
Parallel Compilation will use 4 of the 4 physical processors detected
instead.
Info (21077): Core supply voltage is 1.1V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'mp2.out.sdc'
Info: Found TIMEQUEST REPORT SCRIPT INCLUDE DEFAULT ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 0.745
   Info (332119):
                 Slack End Point TNS Clock
   Info (332119): 0.745
                                0.000 memory wishbone.CLK
Info (332146): Worst-case hold slack is 0.304
   Info (332119): Slack End Point TNS Clock
   Info (332119): 0.304
                                0.000 memory_wishbone.CLK
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.370
   Info (332119): Slack End Point TNS Clock
   0.000 memory_wishbone.CLK
   Info (332119):
                 4.370
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.324
   Info (332119): Slack End Point TNS Clock
   Info (332119): 1.324
                                0.000 memory wishbone.CLK
Info (332146): Worst-case hold slack is 0.279
   Info (332119): Slack End Point TNS Clock
   Info (332119): 0.279
                               0.000 memory_wishbone.CLK
```

```
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.372
   Info (332119): Slack End Point TNS Clock
   0.000 memory_wishbone.CLK
   Info (332119):
               4.372
Info: Analyzing Fast 1100mV 0C Model
Info (332146): Worst-case setup slack is 3.554
   Info (332119): Slack End Point TNS Clock
   Info (332119): 3.554 0.000 memory wishbone.CLK
Info (332146): Worst-case hold slack is 0.180
   Info (332119): Slack End Point TNS Clock
   Info (332119): 0.180 0.000 memory_wishbone.CLK
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.650
   Info (332119): Slack End Point TNS Clock
   Info (332119): 4.650 0.000 memory wishbone.CLK
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 0
warnings
   Info: Peak virtual memory: 536 megabytes
   Info: Processing ended: Sun Feb 25 15:57:02 2018
   Info: Elapsed time: 00:00:11
   Info: Total CPU time (on all processors): 00:00:06
```