Lecture 5: Memory Hierarchy


Watch this

Click the chip





Review: Instruction Type vs # of Required Cycles




- □ IFetch: Instruction Fetch and Update PC
- Dec: Instruction Decode, Register Read, Sign Extend Offset
- Exec: Execute R-type; Calculate Memory Address; Branch Comparison; Branch and Jump Completion
- Mem: Memory Read; Memory Write Completion; Rtype Completion (RegFile write)
- WB: Memory Read Completion (RegFile write)

INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!

Review: Single Cycle Pros & Cons

- uses the clock cycle inefficiently the clock cycle must be timed to accommodate the slowest instruction
 - especially problematic for more complex instructions like floating point multiply




may be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle

but

is simple and easy to understand

Review: Multicycle Pros & Cons

■ uses the clock cycle efficiently – the clock cycle is timed to accommodate the slowest instruction step




multicycle implementations allow functional units to be used more than once per instruction as long as they are used on different clock cycles

but

requires additional internal state registers, more muxes, and more complicated (FSM) control

Review: Single Cycle vs. Multiple Cycle Timing

single cycle implementation:




Review: Will multicycle design be faster?

- \blacksquare let's assume $t_{\text{setup}} + t_{\text{cq}}$ time for registers = 0.1 ns
 - single cycle design:
 - clock cycle time = 4.7 + 0.1 = 4.8 ns
 - time/inst = 1 cycle/inst × 4.8 ns/cycle = 4.8 ns/inst
 - multicycle design:
 - clock cycle time = 1.0 + 0.1 = 1.1
 - time/inst = CPI × 1.1 ns/cycle (depends on the types or mixture of instructions!)

7	I Fetch	Decode, R-Read	ALU	PC update	D Memory	R-Write	Total (ns)
Add	1	1	.9	-	-	.8	3.7
Load	1	1	.9	-	1	.8	4.7
Store	1	1	.9	-	1	-	3.9
beq	1	1	.9	.1	-	-	3.0

Physical Memory Systems




Types of Memories

SSD: \$0(75)/GB, HD: \$0.1-0.2/GB


DRAM: \$20-25/GB

more on bandwidth later



Тур	е	Size		Latency	Cost/bit
Reg	gister	< 1KB) Ins	< 1ns	\$\$\$\$
On-	chip SRAM	8KB-6MB	244	< 2ns	\$\$\$
Off-	chip SRAM	1Mb – 16Mb	lang	< 10ns	\$\$
DR	AM	64MB – 1TB	IVOUS	< 100ns	\$
Disł	k (SSD, HD)	40GB – 1PB	200	< 20ms	< \$1/GB

Memory Hierarchy




Why Does a Hierarchy Work?

- locality of reference
 - ✓ temporal locality
 - o reference same memory location many times (close together, in time)
 - ✓ spatial locality
 - o reference near neighbors around the same time

Example of Locality


```
int A[100], B[100], C[100], D;
   for (i=0; i<100; i++
                                 C[99]
                                         C[98]
                                                 C[97]
                                                          C[96]
                                 C[3]
                                         C[2]
                                                  C[1]
                                                          C[0]
        C[6]
                C[5]
                        C[4]
C[7]
                                                 B[5]
B[11]
                                         <del>B[6]</del>
                                                          B[4]
B[3]
                B[1]
                        ₽Ю₽
                                 A[99]
                                         A[98]
                                                 A[97]
                                                          A[96]
                                                              &words
                        A[4]
                                 A[3]
                                                          A[0]
        A[6]
                A[5]
                                         A[2]
                                                 A[1]
                   a cache line (one fetch)
```

Memory Hierarchy




ECE 411 COMPUTER ORGANIZATION AND DESIGN

Example: Intel Nehalem Memory Hierarchy




Typical Memory Organization



ECE 411 COMPUTER ORGANIZATION AND DESIGN

Basic Cache Operation



Cache Terminology

- (hit: data appears in some block
 - ✓ hit rate: the fraction of accesses found in the level % /.
 - ✓ <u>hit time</u>: time to access the level (consists of RAM access time + time to determine hit)
- miss: data needs to be retrieved from a block in the lower level (e.g., block Y)
 - ✓ miss rate = 1 (hit rate)
 - ✓ miss penalty: time to replace a block in the upper level + time to deliver the block to the processor
- hit time << miss penalty any hundred exclusion

Average Memory Access Time


- average memory-access time_>
 - = hit time + miss rate x miss penalty

hit lin(1-missrate) + missrate)
miss rat > wiss penalty

- miss penalty: time to fetch a block from lower memory level
 - ✓ access time: function of latency
 - transfer time: function of bandwidth b/w levels
 - transfer one "cache line/block" at a time
 - o transfer at the size of the memory-bus width

Memory Hierarchy Performance


- Average Memory Access Time (AMAT)
 - ✓ = hit time + miss rate × miss penalty
 - \checkmark = T_{hit}(L1) + miss%(L1) × T(memory)
- example:
 - √ cache hit = 1 cycle >
 - ✓ miss rate = 10% = 0.1
 - ✓ miss penalty = 300 cycles
 - ✓ AMAT = $1 + 0.1 \times 300 = 31$ cycles
- can we improve it?



Reducing Penalty: Multi-Level Cache

Average Memory Access Time (AMAT)

```
 = T_{hit}(L1) + miss\%(L1) \times (T_{hit}(L2) + miss\%(L2) \times (T_{hit}(L3) + miss\%(L3) \times T(memory)) 
 = T_{hit}(L1) + miss\%(L1) \times T_{miss}(L1) 
 = T_{hit}(L1) + miss\%(L1) \times \{T_{hit}(L2) + miss\%(L2) \times (T_{miss}(L2))\} 
 = T_{hit}(L1) + miss\%(L1) \times \{T_{hit}(L2) + miss\%(L2) \times (T_{miss}(L2))\} 
 = T_{hit}(L1) + miss\%(L1) \times \{T_{hit}(L2) + miss\%(L2) \times [T_{hit}(L3) + miss\%(L3) \times T(memory)]\}
```



AMAT Example

```
= T_{hit}(L1) + miss\%(L1) \times (T_{hit}(L2) + miss\%(L2) \times (T_{hit}(L3) + miss\%(L3) \times T(memory)))
```

Example:

- ✓ miss rate L1= $(10\%, T_{hit}(L1) = 1)$ cycle
- ✓ miss rate L2 $\frac{1}{10}$, $T_{hit}(L2) = 10$ cycles
- \checkmark miss rate L3=1%, \checkmark T_{hit}(L3) = 20 cycles \checkmark
- ✓ T(memory) = 300 cycles

AMAJ = ?


- \checkmark 2.115 (compare to 31 with no multi-levels)
- \checkmark 14.7× speed-up!

Types of Caches

type of cache	mapping of data from memory to cache	complexity of searching the cache
direct mapped DM)	a memory value can be placed at a single corresponding location in the cache	fast indexing mechanism
set- associative	a memory value can be placed in <u>any of a</u> set of locations in the cache	slightly more involved search mechanism
fully- associative	a memory value can be placed in any location in the cache	extensive hardware resources required to search (CAM)


Direct Mapping

- direct mapping:
 - ✓ a memory value can only be placed at a single corresponding location in the cache




Set Associative Mapping (2-Way)

- set-associative mapping:
 - ✓ a memory value can be placed in any location of a set in the cache




Fully Associative Mapping

• fully-associative mapping:




Direct Mapped Cache

- location 0 is occupied by data from (0, 4, 8, and C)
 - ✓ which one should we place in the cache?
 - ✓ how can we tell which one is in the cache?




Three(Cs)(Cache Miss Terms)

compulsory misses: contt misses (caches do not have valid data at the start of the program)




Three Cs (Cache Miss Terms)

- capacity misses:
 - ✓ increase cache size



Three Cs (Cache Miss Terms)

- conflict misses:
 - ✓ increase cache size and/or associativity.
 - ✓ associative caches reduce conflict misses



Four Central Questions in Designing a Cache


- P-I-R-W:
 - ✓ placement: where can a block of memory go?
 - ✓ identification: how do i find a block of memory?
 - ✓ replacement: how do i make space for new blocks?
 - ✓ write policy: how do i propagate changes?
- need to consider these for all levels of the memory hierarchy
 - ✓ L1/L2/L3 caches now
- main memory, disks have similar issues, addressed later

Describing Caches: 7 Parameters

- access time: T_{hit}
- capacity
 - ✓ total amount of data the cache can hold
 - # of blocks × block size
- block (line) size
 - ✓ the amount of data that gets moved into or out of the cache as a chunk
 - analogous to page size in virtual memory
- replacement policy
 - ✓ what data is replaced on a miss?
- associativity
 - ✓ how many locations in the cache is a given address eligible to be placed in?
- unified, instruction, data
 - ✓ what type of data is kept in the cache? We'll cover this in more detail later.

Example: 1KB DM Cache, 32-byte Lines

- lowest M bits are offset (Line Size = 2M)
- index = log2 (# of sets)



Example of Caches

- given a 2MB, direct-mapped physical caches, line size=64bytes, and 52-bit physical address
 - ✓ tag size?

✓ now change it to 16-way, tag size?

✓ how about if it's fully associative, tag size?

Announcement

- today's lecture: cache basics
 - \checkmark Ch. 5.1 5.4 (HP1)
- next lecture: other cache topics (e.g., replacement policy)
 - \checkmark Ch. 5.4 5.8 (HP1)
- MP assignment
 - ✓ MP1 due on 2/4 5pm