
# **Lecture 9: Pipeline – Control Hazard**



@ Mark Parisi, Permission required for use.

### **Review: Pipelined Execution Timing**




**ECE 411 COMPUTER ORGANIZATION AND DESIGN** 

### **Review: Hazards**


- situations that prevent starting the next instruction in the next cycle
  - ✓ structure hazards
    - o a required resource is busy
  - ✓ data hazard
    - need to wait for previous instruction to complete its data read/write
  - ✓ control hazard
    - deciding on control action depends on previous instruction

### **Review: Data Hazards**


 when a result is needed in the pipeline before it is available, a data hazard occurs



### Review: Reducing Data Hazards: Forwarding



### **Review: Forwarding Paths**




b. With forwarding


### **Types of Branches**

	Conditional	Unconditional
Divo	if - then- else	procedure calls (jal)
Direct	for loops (bez, bnez, etc)	goto (j)
Indirect		return (jr) virtual function lookup function pointers (jalr)

### **Control Hazard due to Branches**




**ECE 411 COMPUTER ORGANIZATION AND DESIGN** 



$$0.8 \times 1 + 0.2 \times 3$$
  
 $0.8 + 0.6 = 1.4$ 

### **Categorizing Branches**



Source: H&P using Alpha

### **Branch Hazard Resolutions**

#1: stall until branch direction is clear (🖾)

br/ever+ five e

#2: static branch prediction

- redict branch (or Taken fall through, as shown in previous slide)

  - execute successor instructions in sequence
    "squash" instructions in pipeline if branch actually taken
  - PC+4 already calculated, so use it to get next instruction
- ✓ bredict branch Taken
  - but haven't calculated branch-target address
  - might incur 1 cycle branch penalty
  - o other machines: branch target known before outcome

#3: dynamic branch prediction

✓ will talk about it later today

### **Alternative Branch Hazard Resolutions**

- #4 delayed branch
  - ✓ define branch to take place after a following instruction

```
branch instruction

sequential successor<sub>1</sub>

sequential successor<sub>2</sub>


.....

sequential successor<sub>n</sub>

branch target if taken
```


✓ 1 slot delay allows proper decision and branch target address in 5 stage pipeline (next page)

### Filling Branch Delay Slot



### **Predict What?**


- direction (1-bit)
  - ✓ single direction for unconditional jumps and calls/returns
  - ✓ binary for conditional branches
- target (32-bit or 64-bit addresses)
  - ✓ one
    - uni-directional jumps
  - fall through (not Taken) vs. taken
  - ✓ many:
    - function pointer or indirect jump (e.g., jr r31)



### **Simplest Dynamic Branch Predictor**

prediction based on latest outcome index by some bits in the branch PC 1-bit ✓ aliasing branch history table for (i=0; i<100; i+ 6×8000 r10, r0, 100 0x40010100 addi 0x4001**0**104 addi r1, r1, 0x40010108 L1: NT 0x40010A04 r1, r1, 1 NT 0x40010A bne r1, r10, L1 How accurate? **ECE 411 COMPUTER ORGANIZATION AND DESIGN** 


### **Typical Table Organization**



### **FSM** of the Simplest Predictor

a 2-state machine.

change mind fast




- → If branch taken
- → If branch not taken
- Predict not taken
- 1 Predict taken

# Example using 1-bit branch history table

```
r10, r0, 4
                                                addi
                                                addi r1, r1, r0
       for (i=0; i<4; i++) {
                                               L1:
                                                addi r1, r1, 1
                                                      r1, r10, L1
                                               Sbne
Pred
                             NT
Actual
```

60% accuracy


### 2-bit Sat. Up/Down Counter Predictor



### Example using 2-bit up/down counter

```
for (i=0; i<4; i++) {
....
}
```


```
addi r10, r0, 4
addi r1, r1, r0
L1:
... ...
addi r1, r1, 1
bne r1, r10, L1
```




80% accuracy

### **Branch Correlation**

- branch direction
  - ✓ Not independent & correlated to the path taken
- example: path 1-1 of b3 can be surely known beforehand
- track path using a 2-bit register






### **Correlated Branch Predictor**

- (M,N) correlation scheme
  - ✓ M: shift register size (# bits)
  - ✓ N: N-bit counter


#### [PanSoRahmeh'92]



2-bit sat. counter scheme

### **Two-Level Branch Predictor**


- generalized correlated branch predictor
  - ✓ 1<sup>st</sup> level keeps branch history in branch hist reg (BHR)
  - ✓ 2<sup>nd</sup> level keeps pattern history in pattern hist. tab. (PHT)



### **Branch History Register**

- N-bit shift register = 2<sup>n</sup> patterns in pht
- shift-in branch outcomes
  - $\checkmark$  1 ⇒ taken
  - $\checkmark$  0  $\Rightarrow$  not taken
- first-in first-out
- BHR can be
  - **√** ∫ global
  - ✓ per-set
  - √\ local (per-address)






### **Pattern History Table**

- 2<sup>N</sup> entries addressed by N-bit BHR
- each entry keeps a counter (2-bit or more) for prediction
  - ✓ counter update: the same as 2-bit counter
  - ✓ can be initialized in alternate patterns (01, 10, 01, 10, ..)
- alias (or interference) problem


### **Global History Schemes**



\* [PanSoRahmeh'92] similar to GAp


**ECE 411 COMPUTER ORGANIZATION AND DESIGN** 

### **GAs Two-Level Branch Prediction**




### **Predictor Update (Actually, Not Taken)**


update predictor after branch is resolved




### **Per-Address History Schemes**



## PAs Two-Level Branch Predictor




### **Per-Set History Schemes**



# BTB Operation


- use PC (all bits) for lookup
  - ✓ Match implies this is a branch
- if match and predict bits: taken, set PC to predicted PC
- if branch predict wrong: must recover (same as branch hazards we've already seen)
- if decode indicates branch w/ no BTB match, two choices:
  - ✓ look up prediction now and act on it
  - just predict not taken ← PC+4 )
- when branch resolved, update BTB (at least prediction bits, maybe more)

### **Branch Target Buffer (BTB)**




### What about indirect jumps/returns?

- branch predictor does really well with conditional jumps
- BTB does really well with unconditional jumps (jump, jal, etc.)
- indirect jumps often jump to different destinations, even from the same instruction. Indirect jumps most often used for return instructions.
- procedure calls and returns
  - ✓ calls are always taken
  - ✓ return address almost always known
- return address stack (RAS)
  - on a procedure call, push the address of the instruction after the call onto the stack



### Return Address Stack (RAS)

- does it always work?
  - ✓ call depth, setjmp/longjmp, speculative call?
- may not know it is a return instruction prior to decoding
  - ✓ rely on BTB for speculation, fix once recognize return



DC=02

### Calculating the Cost of Branches

#### Factors to consider:

- branch frequency (every 4-6 instructions)
- correct prediction rate.
  - ✓ (1 bit: ~ 80% to 85%
  - $\checkmark$  (2 bit: ~ high 80s to 90%
  - ✓ correlated branch prediction: ~95%
- misprediction penalty w/ (multiply by the instruction width)
  - ✓ Alpha 21164: 5 cycles; 21264: 7 cycles
     ✓ UltraSPARC 1: 4 cycles
     ✓ Pentium Pro: at least 9 cycles, 15 on average
- or misfetch penalty,
  - ✓ have the correct prediction but not know the target address yet (may also apply) to unconditional branches)

### **Calculating the Cost of Branches**

What is the probability that a branch is taken?

- Given:
  - √ (20%) of branches are unconditional branches
  - ✓ of conditional branches, >
    - o 66% branch forward & are evenly split between taken & not taken
    - o the rest branch backwards & are almost always taken

### **Calculating the Cost of Branches**

What is the contribution to CPI of conditional branch stalls, given:

- √ 15%—branch frequency
- ✓ a BTB for conditional branches only w/
  - 10% miss rate
  - 3-cycle miss penalty
  - 92% prediction accuracy
  - 7 cycle misprediction penalty
- ✓ base CPI i € 1

杉田 result	Prediction	Frequency (per instruction)	Penalty (cycles)	Stalls
misæ		(15)* .160=(.015)×	3	.0457
hit)	correct	(15) · .90 * (92) = .124 <b>9</b>	0	0X
hit	incorrect	.15 * .90 ( .08)= .011	7	.076
Total contribution to CPI				
		1.4	$ \mathcal{P}  = (1, 121)$	

ECE 411 COMPUTER ORGANIZATION AND DESIGN

### **Announcement**

- this's lecture: pipeline

  Ch. 4.8 (HP1) (C.26—C30 (HP2),
  - ✓ cf. paper T.-Y. Yeh and Y.N. Patt, "Two-Level Adaptive Training Branch
    Prediction," International Symposium on Microarchitecutre, 1991;

    https://dl.acm.org/citation.cfm?id=123475
- MP assignment
  - ✓ MP2 checkpoint due on (2/18)5pm