

### How to detect Overflow:

- If positive add positive → negative
- If negative add negative → positive

char → 1 byte  
int → 4 bytes  
float/double → 4/8 bytes

### C Programming

#### Format Specifiers:

\*\* 1 Byte = 8 bits; 1 Nibble = 4 bits

Placeholder	Variable Type	Function Use
%c	char	printf / scanf
%d	int	printf / scanf
%f	float or double	printf
%f	float	scanf
%lf	double	scanf
%e	float or double	printf (for scientific notation)
%p	pointer	printf("&a=%p\n", &a)

#### Escape Sequence

Escape Sequence	Meaning	Result
\n	New line	Subsequent output will appear on the next line
\t	Horizontal tab	Move to the next tab position on the current line
\"	Double quote	Display a double quote "
%%	Percent	Display a percent character %

#### Symbols:

- ~ → NO; ^ → XOR; ! → boolean operator, not bitwise operator
- & → address-of operator
- = → assign value on its right to the variable on its left (lvalue)

#### Arithmetic Operations: In C, % is NOT MODULO, its REMAINDER

Binary Operators: +, -, *, /, %		Unary Operators: +, -
Left Associative (from left to right)		Right Associative
Operator Type	Operator	Associativity
Primary Expression Operators	() expr++ expr--	Left to Right
Unary Operators	* & + - ++expr --expr (typecast)	Right to Left
Binary Operators	* / %	Left to Right
	+ -	
Assignment Operators	= += -= *= /= %=	Right to Left

#### Syntax of Structure/ Array of Pointers

typedef struct { // members... } structure_name;	<ul style="list-style-type: none"><li>Use '.' to access the members of a structure.</li><li>Use '&gt;' to for pointers to structures</li><li>Use '*' to declare a pointer to a structure</li></ul>						
type *array_name[size];	<table><tr><td>✓</td><td>(*player_ptr).name</td></tr><tr><td>✓</td><td>player_ptr-&gt;name</td></tr><tr><td>✗</td><td>*player_ptr.name // treated as *(player_ptr.name)</td></tr></table>	✓	(*player_ptr).name	✓	player_ptr->name	✗	*player_ptr.name // treated as *(player_ptr.name)
✓	(*player_ptr).name						
✓	player_ptr->name						
✗	*player_ptr.name // treated as *(player_ptr.name)						

#### Number Systems

- N bits can represent up to  $2^N$  values
- To represent M values,  $\lceil \log_2 M \rceil$  bits required
- Decimal to Base-R
  - Whole numbers: repeated division-by-R
  - Fractions: repeated multiplication-by-R

Note that each upper-case alphabetical letter in ASCII differs by a value of 32 with its lower-case alphabetical letter.

#### Negative Numbers/ Negation of Numbers \*\*\*WORKS WITH FRACTIONS TOO!!

1s	<ul style="list-style-type: none"><li>Technique to negate a value: invert all the bits. <math>-x = 2^n - x - 1</math></li><li>Range (for n bits): <math>-(2^{n-1} - 1)</math> to <math>2^{n-1} - 1</math></li><li>The MSB represents sign: 0 <math>\rightarrow</math> +ve, 1 <math>\rightarrow</math> -ve</li></ul>	<u>Weight of sign bit = <math>\pm 2^{n-1} - 1</math></u>			
	<table><tr><th>Addition (A+B)</th><th>Subtraction A-B = A + (-B)</th></tr><tr><td><ul style="list-style-type: none"><li>Add A + B normally in binary</li><li>If theres a carry out of MSB, + 1</li><li>Check for overflow</li></ul></td><td><ul style="list-style-type: none"><li>Take 1s-comp of B</li><li>Add 1s-comp B to A</li></ul></td></tr></table>	Addition (A+B)	Subtraction A-B = A + (-B)	<ul style="list-style-type: none"><li>Add A + B normally in binary</li><li>If theres a carry out of MSB, + 1</li><li>Check for overflow</li></ul>	<ul style="list-style-type: none"><li>Take 1s-comp of B</li><li>Add 1s-comp B to A</li></ul>
Addition (A+B)	Subtraction A-B = A + (-B)				
<ul style="list-style-type: none"><li>Add A + B normally in binary</li><li>If theres a carry out of MSB, + 1</li><li>Check for overflow</li></ul>	<ul style="list-style-type: none"><li>Take 1s-comp of B</li><li>Add 1s-comp B to A</li></ul>				
2s	<ul style="list-style-type: none"><li>Technique to negate a value: invert all the bits, then add 1. <math>-x = 2^n - x</math></li><li>Range (for n bits): <math>-2^{n-1}</math> to <math>2^{n-1} - 1</math></li><li>The MSB represents sign: 0 <math>\rightarrow</math> +ve, 1 <math>\rightarrow</math> -ve</li></ul>	<u>Weight of sign bit = <math>\pm 2^{n-1}</math></u>			
	<table><tr><th>Addition (A+B)</th><th>Subtraction A-B = A + (-B)</th></tr><tr><td><ul style="list-style-type: none"><li>Add A + B normally in binary</li><li>Discard MSB overflow</li><li>Check for overflow</li></ul></td><td><ul style="list-style-type: none"><li>Take 2s-comp of B</li><li>Add 2s-comp B to A</li></ul></td></tr></table>	Addition (A+B)	Subtraction A-B = A + (-B)	<ul style="list-style-type: none"><li>Add A + B normally in binary</li><li>Discard MSB overflow</li><li>Check for overflow</li></ul>	<ul style="list-style-type: none"><li>Take 2s-comp of B</li><li>Add 2s-comp B to A</li></ul>
Addition (A+B)	Subtraction A-B = A + (-B)				
<ul style="list-style-type: none"><li>Add A + B normally in binary</li><li>Discard MSB overflow</li><li>Check for overflow</li></ul>	<ul style="list-style-type: none"><li>Take 2s-comp of B</li><li>Add 2s-comp B to A</li></ul>				

#### Excess Representation

- It allows the range of values to be distributed evenly between the positive & negative values.
- Divide the N-bits into 2 components. Top half represents -ve numbers, lower half +ve numbers
- Binary rep. of x in excess-N = Binary rep. of (x + N) \*\* i.e Excess-n → 000...0 = -n
- Dec rep. of x represented in excess-N: Convert x back to decimal and minus the result by N

2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>	2 <sup>-1</sup>	2 <sup>-2</sup>	2 <sup>-3</sup>	2 <sup>-4</sup>
128	64	32	16	8	4	2	1	0.5	0.25	0.125	0.0625
0	1	2	3	4	5	6	7	8	9	10	11
HEXA								A	B	C	D
								E	F		

Swap Function	XOR Swapping
<pre>void swap(int *ptr1, int *ptr2) {     int temp;     temp = *ptr1;     *ptr1 = *ptr2;     *ptr2 = temp; }</pre>	<pre>void swap(int *a, int *b) {     *a = *a ^ *b;     *b = *a ^ *b;     *a = *a ^ *b;     } * wont work if val is 0</pre>

## CS2100 AY23/24 SEM1 Midterms Cheat Sheet

#### Floating Point Representation (IEEE 754- Single Precision Floating-Point Representation)

sign	exponent	mantissa
Sign (1bit) <ul style="list-style-type: none"><li>1 bit</li><li>0 → +ve, 1 → -ve</li><li>Sign is only for Mantissa</li></ul>	Exponent (8bit) <ul style="list-style-type: none"><li>8 bit exponent (excess -127)</li><li>+ve/-ve power of the radix</li><li>E.g <math>A \times 10^5 = 127 + 4 = 131_{10}</math></li></ul>	Mantissa (23 bit) <ul style="list-style-type: none"><li>23 bit</li><li>Significant digits of the floating-point number</li></ul>

- Convert to binary, normalize it (i.e standard form), and fill in the sign, exponent, mantissa
- Convert to hexa (depends on qns)

#### Pointers & Functions

- Addresses are printed out in hexadecimal format in C.
- A variable that contains the address of another variable is called a pointer variable/pointer.
- type \*pointer\_name; \* → indicates a pointer
- Pointer Increment: (p = p + 1 (or p++))
  - If p is a pointer to an integer variable, then p = p + 1 (or p++) will increment the pointer by 4 bytes (assuming an integer is 4 bytes long) \*\* Depends on type, C auto \* type size


#### Array, Strings & Structures

- An array name is a fixed pointer; it points to the first element of the array, and this cannot be altered.
- String: An array of characters, terminated by a null character '\0' (has an ASCII value of zero)
  - a string that is not properly terminated with '\0' will result in illegal access of memory.

Read string from stdin (keyboard)	fgets(str, size, stdin) // reads size - 1 char, // or until newline
Print string to stdout (monitor)	puts(str); // terminates with newline printf("%s\n", str);
fgets()	<ul style="list-style-type: none"><li>On interactive input, fgets() also reads in the newline character</li><li>Hence, we may need to replace it with '\0' if necessary</li></ul> <pre>fgets(str, size, stdin); len = strlen(str); if (str[len - 1] == '\n')     str[len - 1] = '\0';</pre>

- Structures allow grouping of heterogeneous members (of different types)
  - A type is NOT a variable!
  - A type needs to be defined before we can declare variable of that type
  - No memory is allocated to a type

#### Sign Extension



MIPS are all in 2s complement!!

#### MIPS

- Software executes sequentially BY DEFAULT, Hardware executes parallel BY DEFAULT
- Load-Store Model: Limit memory operations and relies on registers for storage during execution
  - i.e Only load & store access memory, the others operate on registers

- A Typical assembly code structure is: (1) load, (2) compute, (3) store.

#### MIPS Registers \*\*\*REGISTERS DO NOT HAVE TYPES

- \$at (register 1) is reserved for the assembler.
- \$k0-\$k1 (registers 26-27) are reserved for the operating system.

#### Logical operations/ Truth Table

Logical operation	C operator	Java operator	MIPS instruction
Shift Left	<<	<<	sl
Shift right	>>*	>>, >>>	sr
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT*	~	~	nor
Bitwise XOR	^	^	xor

#### MIPS Checklist:

Operation	Opcode in MIPS	Meaning
Addition	add \$rd, \$rs, \$rt addi \$rt, \$rs, C16 <sub>2s</sub>	\$rd = \$rs + \$rt \$rt = \$rs + C16 <sub>2s</sub>
Subtraction	sub \$rd, \$rs, \$rt	\$rd = \$rs - \$rt
Shift left logical	sll \$rd, \$rt, C5	\$rd = \$rt << C5
Shift right logical	srl \$rd, \$rt, C5	\$rd = \$rt >> C5
AND bitwise	and \$rt, \$rs, C16	\$rt = \$rs & C16
OR bitwise	or \$rd, \$rs, \$rt ori \$rt, \$rs, C16	\$rd = \$rs   \$rt \$rt = \$rs   C16
NOR bitwise	nor \$rd, \$rs, \$rt	\$rd = \$rs ~ \$rt
XOR bitwise	xor \$rd, \$rs, \$rt xori \$rt, \$rs, C16	\$rd = \$rs ^ \$rt \$rt = \$rs ^ C16

C5 is [0 to 2<sup>5</sup>-1] C16<sub>2s</sub> is [-2<sup>16</sup> to 2<sup>16</sup>-1] C16 is a 16-bit pattern

ONLY binary has the behaviour where the MSB represents  $-2^{n-1}$

Diminished Radix: r's complement =  $r^n - \text{number}$

(r-1)'s complement =  $r^n - 1 - \text{number}$

#### Word Alignment (Check if Address of Word % word size = 0)

- a single byte (byte addressable) or \*\* char = 1 byte
- a single word (word addressable) \*\*1 word = 4 bytes (Word is usually 2<sup>n</sup> bytes)
  - word alignment → the memory address is a multiple of the word size
- NOTE: MIP uses byte addressing (conseq words differ by 4 bytes, Mem[0], Mem[4])

#### Branching (Uses PC-relative addressing)

- If condition = true → redirect to the branch labelled "X" (something like a checkpoint)
  - Note: A label is NOT an instruction
- immediate field specifies the number of words to jump (i.e No. of instructions to "skip over")
- immediate field can be positive or negative
- If branch is not taken: PCnew = PC + 4
- If branch is taken: PCnew = (PC + 4) + (immediate x 4)

#### Jump (j L1) → Jump to label "L1" unconditionally \*\*equivalent to beq \$s0, \$s0, L1 (uses pseudo addr)

- Processor always follows the branch
- Given address of instruction, drop the first 4 & last 2 bits, the rest will be your immediate field.

#### R-Format (6 + 5 + 5 + 5 + 6 = 32 bits)

Field Bits	6	5	5	5	5	6
Field Name	opcode	rs	rt	rd	shamt	funct

- Each field is an independent 5- or 6- unsigned integer
  - A 5-bit field can represent any number 0 - 31
  - A 6-bit field can represent any number 0 - 63

Arithmetic	Shift																								
<code>arith \$rd, \$rs, \$rt</code>	<code>shift \$rd, \$rt, shamt</code>																								
<ul style="list-style-type: none"><li><code>opcode</code> is ALWAYS 0</li><li><code>shamt</code> is ALWAYS 0</li><li><code>arith</code> is arithmetic operation</li></ul>	<ul style="list-style-type: none"><li><code>opcode</code> is ALWAYS 0</li><li><code>rs</code> is ALWAYS 0</li><li><code>shift</code> is shift operation</li></ul>																								
<table><tr><td>opcode</td><td>rs</td><td>rt</td><td>rd</td><td>shamt</td><td>funct</td></tr><tr><td>0</td><td>rs</td><td>rt</td><td>rd</td><td>0</td><td>XX</td></tr></table>	opcode	rs	rt	rd	shamt	funct	0	rs	rt	rd	0	XX	<table><tr><td>opcode</td><td>rs</td><td>rt</td><td>rd</td><td>shamt</td><td>funct</td></tr><tr><td>0</td><td>0</td><td>rt</td><td>rd</td><td>shamt</td><td>XX</td></tr></table>	opcode	rs	rt	rd	shamt	funct	0	0	rt	rd	shamt	XX
opcode	rs	rt	rd	shamt	funct																				
0	rs	rt	rd	0	XX																				
opcode	rs	rt	rd	shamt	funct																				
0	0	rt	rd	shamt	XX																				

#### I-Format (6 + 5 + 5 + 16 = 32 bits)

Field Bits	6	5	5	16
Field Name	opcode	rs	rt	immediate

- Only 1 field is different from R-format → immediate
- The 3 others, opcode, rs and rt are still in the same locations (rd, shamt & funct merged)

Arithmetic	Load/Store																
<p><b>arith</b> <b>\$rt</b>, <b>\$rs</b>, <b>C16<sub>2s</sub></b></p> <ul style="list-style-type: none"><li><b>C16<sub>2s</sub></b> is in 2s complement</li><li><b>arith</b> is arithmetic operation</li></ul> <table><tr><td>opcode</td><td>rs</td><td>rt</td><td>immediate</td></tr><tr><td>XX</td><td>rs</td><td>rt</td><td>C16<sub>2s</sub></td></tr></table>	opcode	rs	rt	immediate	XX	rs	rt	C16 <sub>2s</sub>	<p><b>ld/st</b> <b>\$rs</b>, <b>\$rs</b>, <b>C16<sub>2s</sub></b></p> <ul style="list-style-type: none"><li><b>C16<sub>2s</sub></b> is in 2s complement</li><li><b>ld/st</b> is a load or store operation</li></ul> <table><tr><td>opcode</td><td>rs</td><td>rt</td><td>immediate</td></tr><tr><td>XX</td><td>rs</td><td>rt</td><td>C16<sub>2s</sub></td></tr></table>	opcode	rs	rt	immediate	XX	rs	rt	C16 <sub>2s</sub>
opcode	rs	rt	immediate														
XX	rs	rt	C16 <sub>2s</sub>														
opcode	rs	rt	immediate														
XX	rs	rt	C16 <sub>2s</sub>														
Logic	Branch																
<p><b>logic</b> <b>\$rt</b>, <b>\$rs</b>, <b>C16</b></p> <ul style="list-style-type: none"><li><b>C16</b> is raw binary (<i>no negative</i>)</li><li><b>logic</b> is logical operation (<i>bitwise operation</i>)</li></ul> <table><tr><td>opcode</td><td>rs</td><td>rt</td><td>immediate</td></tr><tr><td>XX</td><td>rs</td><td>rt</td><td>C16</td></tr></table>	opcode	rs	rt	immediate	XX	rs	rt	C16	<p><b>branch</b> <b>\$rs</b>, <b>\$rt</b>, <b>label</b></p> <ul style="list-style-type: none"><li><b>branch</b> is a branch operation</li><li><b>label</b> is converted to number first (<i>PC-relative addressing</i>)<ul style="list-style-type: none"><li>Note the position of <b>rs</b> and <b>rt</b> here.</li><li>First register is NOT <b>rt</b> but is <b>rs</b> instead!</li></ul></li></ul> <table><tr><td>opcode</td><td>rs</td><td>rt</td><td>immediate</td></tr><tr><td>XX</td><td>rs</td><td>rt</td><td>label</td></tr></table>	opcode	rs	rt	immediate	XX	rs	rt	label
opcode	rs	rt	immediate														
XX	rs	rt	C16														
opcode	rs	rt	immediate														
XX	rs	rt	label														

#### J-Format (6 + 26 = 32 bits) \*\* FOR JUMP INSTRUCTIONS

Field Bits	6	26
Field Name	opcode	target address

- Keep opcode field identical to R-format & I-format for consistency
- Combine all other fields to make room for a larger target address
  - Specify only 26 bits of 32 bits (Need to drop the first 4 bits and last 2 bits if convert to binary)


#### Note:

- Jumps will only skip to word-aligned addresses (x4), so last 2 bits are always 00
- Hence, we just assume the address ends with 00, and we can specify 28 bits of 32 bits
- The 26bits is left shifted by 2, giving it a relative address boundary of 2<sup>28</sup> (Max range = 256MB)


PC → J-Format Converter or (Max range: 2<sup>26</sup> instructions)

PC → J-Format		J-Format → PC
Step 1: opcode	target ad.	Do the reverse
Step 2: Delete 1 <sup>st</sup> 4, last 2 bits		Append the 1st 4 MSB (ABCD) from PC + 00
Step 3: Combine to J-format		for last 2 bits to the target address.
PC: ABCD <target_address_26_bits> 00		
J-Format: <opcode 6 bits> <ABCD> target_address_26_bits > 00 >		
The J instruction allows you to jump within a range of 2 <sup>26</sup> instr, but you can still jump to instr with addr starting with 1 or within the 256MB address boundary, if word alignment and the PC+4 relationship is accounts for. (j -1 == j 0x10000000)		


- **RegDst:** 0 -> choose r1; 1 -> choose rd
- **ALUSrc:** 0 -> choose RD2; 1 -> choose SignExt(Inst[15:0])
- **MemToReg:** 0 -> choose ALU result; 1 -> choose Memory Read Data
- **PCSrc:** 0 -> PC + 4; 1 -> (PC+4) + SignExt(Inst[15:0]) << 2



Uniform processing time → Use single cycle. (clock period = length of slowest instruction)  
Variable processing time → Use Multicycle (clock period = length of slowest stage)



**Addressing Modes** \*\*\* MIPS only has 3 main addressing mode



- Branches and load/store are both I-format instructions; but branches use PC-relative addressing, whereas load/store use base addressing
- Branches use **PC-relative** addressing
- Jumps use **pseudo-direct** addressing

Addressing mode	Example	Meaning
Register	Add R4, R3	$R4 \leftarrow R4 + R3$
Immediate	Add R4, #3	$R4 \leftarrow R4 + 3$
Displacement	Add R4, 100(R1)	$R4 \leftarrow R4 + \text{Mem}[100 + R1]$

Register indirect	Add R4, (R1)	$R4 \leftarrow R4 + \text{Mem}[R1]$
Indexed / Base	Add R3, (R1+R2)	$R3 \leftarrow R3 + \text{Mem}[R1 + R2]$
Direct or absolute	Add R1, 1001	$R1 \leftarrow R1 + \text{Mem}[1001]$
Memory indirect	Add R1, @(R3)	$R1 \leftarrow R1 + \text{Mem}[\text{Mem}[R3]]$
Auto-increment	Add R1, (R2)+	$R1 \leftarrow R1 + \text{Mem}[R2]; R2 \leftarrow R2 + d$
Auto-decrement	Add R1, -(R2)	$R2 \leftarrow R2 - d; R1 \leftarrow R1 + \text{Mem}[R2]$
Scaled	Add R1, 100(R2)[R3]	$R1 \leftarrow R1 + \text{Mem}[100 + R2 + R3 \cdot d]$

**ISA (Instruction Set Architecture)**

von Neumann	Data (operands) are stored in memory
Stack	Operands are implicitly on top of the stack
Accumulator	One operand is implicitly in the accumulator (a special register).
General Purpose Register	<ul style="list-style-type: none"> <li>Only explicit operands.</li> <li>Register-memory architecture (one operand in memory)</li> <li>Register-register (or load-store) architecture (MIPS)</li> </ul>
Memory-memory	All operands in memory
Big-Endian	MSB stored in lowest address (MIPS)
Little Endian	LSB stored in lowest address (easier to read)

**OP Code (Maximising/Minimising)** \*\*\* Rich get richer, to maximise, max out the one with more bits

Alternative #1: Minimise Type-B (if we only use one opcode)


Type-B	opcode	func7	operand	
	000000	00000	11111	$= 1 \times 2^5 = 32$
Type-A	000001	to 111111		$= 2^6 - 1 = 63$
				Total = 32 + 63 = 95

Alternative #2: Minimise Type-A (if we only use one opcode)

Type-B	opcode	func7	operand	
	000001	00000	111111	$= (2^6 - 1) \times 2^1 = 63 \times 2 = 126$
Type-A	000000			$= 1$
				Total = 126 + 1 = 127

**Data Paths**

<b>Fetch</b>	<ul style="list-style-type: none"> <li>Instruction Fetch Stage: <ul style="list-style-type: none"> <li>In this stage, the processor fetches the instruction from memory (usually the instruction cache) using the program counter (PC) to determine the address of the next instruction.</li> <li>The fetched instruction is then passed to the next stage.</li> </ul> </li> </ul>
<b>Decode</b>	<ul style="list-style-type: none"> <li>Instruction Decode Stage: <ul style="list-style-type: none"> <li>During this stage, the fetched instruction is decoded to determine the operation to be performed, the source operands, and the destination register.</li> <li>This stage may also involve reading values from the register file.</li> </ul> </li> </ul>
<b>ALU</b>	<ul style="list-style-type: none"> <li>Arithmetic Logic Unit stage (aka Execution Stage) <ul style="list-style-type: none"> <li>In this stage, arithmetic and logic operations are performed.</li> <li>The ALU (Arithmetic Logic Unit) computes the result of the operation, which may include addition, subtraction, logical operations, etc.</li> <li>The result is typically stored in a temporary register.</li> </ul> </li> </ul>
<b>Memory</b>	<ul style="list-style-type: none"> <li>Memory Access Stage: <ul style="list-style-type: none"> <li>If the instruction requires memory access (e.g., load or store operations), this stage is responsible for reading from or writing to memory.</li> <li>It also handles address calculations and data transfers between the processor and memory.</li> </ul> </li> </ul>
<b>RegWrite</b>	<ul style="list-style-type: none"> <li>Instruction Register Write Back Stage <ul style="list-style-type: none"> <li>In the final stage, the result of the operation is written back to the destination register specified by the instruction.</li> <li>This stage also handles updating the PC and preparing for the next instruction to be fetched.</li> </ul> </li> </ul>



**Multiplexer:**

A another combinational logic, to select which input is passed to the output.

Function	Selects one input from multiple input lines
Inputs	n lines of same width
Outputs	m bits where $n = 2^m$
Control	<ul style="list-style-type: none"> <li>One control with a width of <math>\log_2 n</math> shown by the control line at the top/bottom</li> <li>This controls which input is selected to output (Select <math>i^{th}</math> input line if control = i)</li> </ul>

**ALU Branch Instruction**

1. **Branch Outcome:**

- Use ALU to compare the register
- The 1-bit "isZero?" signal is enough to handle equal/not equal check (how?)

2. **Branch Target Address:**

- Introduce additional logic to calculate the address
- Need **PC** (from **Fetch Stage**)
- Need **Offset** (from **Decode Stage**)


**PCSrc Control**

- $1 \rightarrow PC = (PC + 4) + (\text{immediate} + 4)$
- $0 \rightarrow PC = (PC + 4)$

**The Processor Control**

One Bit at a Time \*\* The instruction will then be fed to ALU

**1-Bit ALU**



Generating ALUControl Signal:

Opcode	ALUop	Instruction Operation	Func7 field	ALU action	ALU control	Instruction Type	ALUop
lw	00	load word	xxxxxx	add	0010	lw / sw	00
sw	00	store word	xxxxxx	add	0010	beq	01
beq	01	branch equal	xxxxxx	subtract	0110	R-type	10
R-type	10	add	10 0000	add	0010		
R-type	10	subtract	10 0010	subtract	0110		
R-type	10	AND	10 0100	AND	0000		
R-type	10	OR	10 0101	OR	0001		
R-type	10	set on less than	10 1010	set on less than	0111		

**Control Design: Inputs**

Opcode (Op[5:0] == Inst[31:26])						
Op5	Op4	Op3	Op2	Op1	Op0	Value in Hexadecimal
R-type	0	0	0	0	0	0
lw	1	0	0	0	1	23
sw	1	0	1	0	1	2B
beq	0	0	0	1	0	4

**Control Design: Outputs**

RegDst							ALUSrc		MemToReg		Reg Write		Mem Read		Mem Write		Branch		ALUop	
R-type	lw	sw	beq	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0

• **Instruction Execution =**

1. Read contents of one or more storage elements (register/memory)
2. Perform computation through some combinational logic
3. Write results to one or more storage elements (register/memory)

• All these performed **within a clock period**

- A and B are inputs from registers/immediates.
- To correctly process these values (A and B) in the ALU, the ALUControl is used.
- ALUControl transcribes the ALUop code + func into machine readable patterns of 1 & 0. It provides the instructions for the ALU on how to deal with the inputs A and B
- Example: ALUControl provides 0010. Then the ALU will know that we need to add A and B together.


**Note:** cycle time → match the slowest time

- Calculate cycle time assumes negligible delays
- All instructions take as much time as the SLOWEST instruction (e.g load)
- \*\* Add the time taken t<sub>gt</sub> to get the time for instruction
- \*\* Path taken

<b>R-type</b>	Inst-mem → Reg-file → MUX(ALUSrc) → ALU → MUX(MtoR) → Reg-file (e.g SUB) ↳ control (Not critical path)
<b>LW/SW</b>	Inst-mem → Reg-file → ALU → DataMem → MUX(MtoR) → Reg-file * Can ignore sign extend & ALUSrc since it is faster than RegFile (Usually, see the qns. If > RegFile, replace RegFile with signextend + ALUSrc)
<b>BEQ</b>	Inst-mem → Reg-file → MUX(ALUSrc) → ALU → AND → MUX(PCSrc)

• Solutions: Multicycle Implementation & Pipelining

<b>Solution 1: Multicycle Implementation</b>	<ul style="list-style-type: none"> <li>Break up the instructions into <b>execution steps</b>: <ol style="list-style-type: none"> <li>1. Instruction fetch</li> <li>2. Instruction decode and register read</li> <li>3. ALU operation</li> <li>4. Memory read/write</li> <li>5. Register write</li> </ol> </li> <li>Each execution step <b>takes one clock cycle</b></li> <li>→ <b>Cycle time is much shorter, i.e., clock frequency is much higher</b></li> <li>Instructions take variable number of clock cycles to complete execution</li> </ul>
<b>Solution 2: Pipelining</b>	<ul style="list-style-type: none"> <li>Break up the instructions into execution steps one per clock cycle</li> <li>Allow different instructions to be in different execution steps simultaneously</li> </ul>



0x0285c822 = sub \$25, \$20, \$5; next PC = PC+4

Registers File				ALU		Data Memory	
RR1	RR2	WR	WD	Opr1	Opr2	Address	WriteData
\$20	\$5	\$25	[\$20]-[\$5]	[\$20]	[\$5]	[\$20]-[\$5]	[\$5]
RegDst	RegWr	ALUSrc	MRd	MWr	MTor	Brch	ALUop
1	1	0	0	0	0	0	0110

0x8df8000 = lw \$24, 0(\$15); next PC = PC+4

Registers File				ALU		Data Memory	
RR1	RR2	WR	WD	Opr1	Opr2	Address	WriteData
\$15	\$24	\$24	MEM[\$15] + 0	[\$15]	0	[\$15] + 0	[\$24]
RegDst	RegWr	ALUSrc	MRd	MWr	MTor	Brch	ALUop
0	1	1	1	0	1	0	00

0x1023000C = beq \$1, \$3, 12; next PC = PC+4 or (PC+4)+(12<<4)

Registers File				ALU		Data Memory	
RR1	RR2	WR	WD	Opr1	Opr2	Address	WriteData
\$1	\$3	\$3/\$0	Random val	[\$1]	[\$3]	[\$1]-[\$3]	[\$3]
RegDst	RegWr	ALUSrc	MRd	MWr	MTor	Brch	ALUop
X	0	0	0	X	X	1	01

**Common Pseudocodes:**

<b>bgt \$r1, \$r2, L</b> slt \$t1, \$r2, \$r1 bne \$t1, \$zero, L	<b>bge \$r1, \$r2, L</b> slt \$t1, \$r1, \$r2 beq \$t1, \$zero, L	<b>li \$r, imm</b> (where imm can be 32 bits) • if less than/eq 16 bits ori \$r \$zero imm • if more than 16 bits: lui \$r immu ori \$r \$r immu
<b>ble \$r1, \$r2, L</b> slt \$t1, \$r2, \$r1 beq \$t1, \$zero, L	<b>nop</b> (null opr) - Do nothing sl \$zero \$zero 0	

**Instructions Length:** \*\* With C → 3 Types

$$\text{Min} = 2^{B-A} - 1 + 2^A \text{ OR } 2^{C-B} - 1 + 2^{B-A} - 1 + 2^A$$

$$\text{Max} = 2^B - 2^{B-A} + 1 = (2^A - 1)(2^{B-A}) + 1 \text{ OR } 2^C - 2^{C-B} + 1 - 2^{C-A} + 1$$



Formula for Max:  $2^{\text{#no.bits}} \times (1 - F)$   
• F → fraction of bits lost by reserving bits