Skip to content

Releases: renesas/rzn-fsp

v2.0.0

31 May 10:03
Compare
Choose a tag to compare

Release Notes

Flexible Software Package (FSP) for Renesas RZ/N series, version 2.0.0.

Download the FSP with e² studio Installer for this release, setup_rznfsp_v2_0_0_e2s_v2024-01.1.exe, from here.

If using IAR Embedded Workbench for Arm, download the FSP Smart Configurator for this release, setup_rznfsp_v2_0_0_rzsc_v2024-01.1.exe, from here.

All installers are available in the Assets section of this release.

Refer to the README.md in the FSP root folder for setup instructions, hardware details, and related links.

Tools

GCC Compiler : 12.2.Rel1

IAR Embedded Workbench for Arm: 9.50.1

e² studio: 2024-01.1

SEGGER J-Link: 7.94h

Features Added

  • Developer Assistance feature support added.
  • Multiplex interrupts support added.
  • Realtime refresh feature in e² studio.
  • Common FSP API support updated to v1.4.0
  • R_DMAC_Reload and R_DMAC_CallbackSet APIs support added to DMAC (r_dmac).
  • HyperBus driver support added (r_hyperbus).
  • Select operating clock support added to SCI_UART (r_sci_uart).
  • Bypass feature support added to SCI_UART (r_sci_uart).
  • Select operating clock support added to SPI (r_spi).
  • Bypass feature support added to SPI (r_spi).
  • PCLKM as clock source support added to CANFD (r_canfd).
  • USB_HMSC driver support added (r_usb_hmsc).
  • BLOCK_MEDIA_USB middleware support added (rm_block_media_usb).
  • FreeRTOS+FAT middleware support added (rm_freertos_plus_fat).

Third Party Software

These third party software solutions are included alongside FSP.

FreeRTOS: 202007.00

Bug Fixes and Improvements

  • Added a noncache section for user applications.
  • Commonalized memory allocation by linker script for GCC and IAR compiler.
  • Named anonymous structure for fsp pack version.
  • Fixed a bug that the file size is large when outputting bin in an xSPI0 x1 boot project.
  • Removed VersionGet function of each module.

bsp

  • Added I/O region of led on board to the LED IOPORT pin array.
  • Changed macro name to identify core.
  • Renamed cache invalidation function.
  • Renamed definition name and function name regarding master MPU.
  • Unified case of asm instructions in startup code.
  • Corrected a function description of the R_BSP_SoftwareDelay().
  • Added a description of Memory Attributes to the FSP Documentation.
  • Removed R_BSP_PinRead() and R_BSP_PinWrite().
  • Added a function to get current I/O region settings of port pin.
  • Renamed macro name for module reset.
  • Fixed a bug that caused the output binary file size to become huge in the ROM boot project.
  • Changed so that software can be reset by only calling R_BSP_Reset.

r_dmac

  • Added null check when calling r_dmac callback function.
  • Removed processing for edge interrupts.

r_bsc_sdram

  • Corrected the process of disabling interrupts.

r_xspi_ospi

  • Fixed a bug that could overwrite setting values of xSPI drive/sampling timing.
  • Corrected typos of pull-up/down timing description on FSP Documentation.
  • Added a note on the use of the R_XSPI_OSPI_Write() to the function description.
  • Corrected typos of pull-up/down timing description on FSP Documentation.
  • Added a note to FSP Documentation regarding the combination of xSPI_OSPI and xSPI_QSPI.

r_xspi_qspi

  • Added a note on the use of the R_XSPI_QSPI_Write() to the function description.

r_adc

  • Excluded some average mode settings that cannot be used in HW from drivers and configurations as well.
  • Added ELC configuration.

r_dsmif

  • Added ELC configuration.

r_cmt

  • Fixed a bug that caused invalid arguments to be passed to functions related to interrupt disabling when interrupts are not used for CMT.

r_cmtw

  • Changed the permission setting for input capture operation in Enable function.
  • Fixed a bug that pins set to output disabled in R_CMTW_OutputDisable are output enabled in R_CMTW_Start.
  • Fixed a bug that caused invalid arguments to be passed to functions related to interrupt disabling when interrupts are not used for r_cmtw.

r_gpt

  • Added ELC configuration.
  • Integrated the functionalities of r_gpt_phase_count into r_gpt.

r_gpt_phase_count

  • Unsupported.

r_mtu3

  • Added ELC configuration.
  • Integrated the functionalities of r_mtu3_phase_count into r_mtu3.
  • Fixed a bug that a warnings is displayed when the callback function is set and interrupts are disabled in configuration.

r_mtu3_three_phase

  • Fixed a warning that occurs in the write enable and disable process.

r_mtu3_phase_count

  • Unsupported.

r_sci_uart

  • Fixed R_SCI_UART_BaudSet to prevent unrelated values from being changed.
  • Corrected parameter check process.
  • Updated to disallow use of DMAC p_callback when DMAC is linked.
  • Switched from software-based DE control to hardware-based DE control (Support RS485).

r_sci_i2c

  • Fixed a bug that prevented some interrupts from being disabled in R_SCI_I2C_Close.

r_sci_spi

  • Corrected parameter check process.
  • Updated to disallow use of DMAC p_callback when DMAC is linked.

r_spi

  • Implemented to prevent unnecessary interrupts during ISR.
  • Corrected parameter check process.
  • Updated to disallow use of DMAC p_callback when DMAC is linked.

r_iic_master

  • Corrected parameter check process.
  • Fixed a bug in stop condition detection by Abort function.

r_iic_slave

  • Removed unused slave_busy flag.

r_gmac

  • Corrected the amount of bit shift in Second Address Chained.
  • When receiving IEEE802.3 frames (when Length/Type field = Length), a problem in which FCS (4bytes) is added to the received data length and notified has been corrected.
  • Fixed a bug that the driver may hang up when the Ether cable is unplugged during high-load communication.

Known Issues

Known issues checks Getting Started document in each product page.

Knowledge Base

Visit our knowledge base for other technical updates.

MD5 Checksums

  • RZN_FSP_Packs_v2.0.0.zip f1d720045a473b39685886fd6717a15a
  • RZN_FSP_Packs_v2.0.0.exe 89dd0983793abd1923a664e84ded2e5c
  • fsp_documentation_v2.0.0.zip cc56b1a47ede72f6bf7dd3ee7c98a75f
  • setup_rznfsp_v2_0_0_e2s_v2024-01.1.exe 9e1a7613d94b8884a90654184980a3af
  • setup_rznfsp_v2_0_0_rzsc_v2024-01.1.exe bdfcc50a9a991adc9ca49761f0ebf7c1

v1.3.0

29 Sep 12:09
Compare
Choose a tag to compare

Release Notes

Flexible Software Package (FSP) for Renesas RZ/N series, version 1.3.0.

Download the FSP with e² studio Installer for this release, setup_rznfsp_v1_3_0_e2s_v2023-07.exe, from here.

If using IAR Embedded Workbench for Arm, download the FSP Smart Configurator for this release, setup_rznfsp_v1_3_0_rzsc_v2023-07.exe, from here.

All installers are available in the Assets section of this release.

Refer to the README.md in the FSP root folder for setup instructions, hardware details, and related links.

Tools

GCC Compiler : 12.2.Rel1

IAR Embedded Workbench for Arm: 9.32.2

e² studio: v2023-07

Third Party Software

These third party software solutions are included alongside FSP.

FreeRTOS: 202007.00

SEGGER J-Link: 7.88k

Features Added

  • Supported USB (HCDC, HHID, Basic) FreeRTOS.

r_bsc

  • Supported External wait timeout.

r_dmac

  • Supported DMAC error event interrupt.
  • Supported DMAC link mode.

r_ether_phy

  • Supported user-defined PHY device setting.

r_ethsw

  • Supported DLR and MAC extension APIs.

r_iic_slave

  • Supported the feature to adjust the SCL signal line low fixed time during reception.

r_mtu3

  • Supported the feature to activate ADC.

Bug Fixes and Improvements

  • Platform installer updated to include e2 studio 2023-07.
  • IAR compiler version updated to 9.32.2.
  • GCC compiler version updated to 12.2.Rel1
  • Segger J-Link version updated to 7.88k.
  • Added module example code to FSP Documentation. (r_bsc_nor, r_bsc_sdram, r_crc, r_doc, r_ioport, r_icu_inter_cpu_irq, r_icu_error, r_rtc, r_sci_i2c, r_sci_spi, r_tsu, r_wdt)
  • Added ATCM and BTCM definitions to linker script for IAR compiler.
  • Changed default value of debug configuration to "resetPreRun: yes".

bsp

  • Changed processing of C runtime initialization in startup from by assembly to by C language.
  • Added a note on the use of the R_BSP_WarmStart() to the function description.
  • Corrected register names in comments of startup.
  • Removed unnecessary initialization process of shared noncache buffer by CPU1.
  • Added DMAC link mode section to linker script.
  • Fixed the initial pin settings of the RSK board corresponding to the selected boot mode (BSP tab of FSP Configuration).
  • Corrected Symbolic Name generated in bsp_pin_cfg.h (Pins tab of FSP Configuration).

r_bsc_sdram

  • Corrected a typo of SDRAM on API comments.

r_canfd

  • Corrected bit rate settable values.
  • Corrected sample point setpoints.

r_dmac

  • Changed to use named structs instead of anonymous structs.

r_ether_phy

  • Fixed bug in code enable or disable switching per PHY device.
  • Fixed a bug that PHY code not selected in configuration to be compiled.

r_gmac

  • Fixed the method of determining maximum flame size when parameter checking is enable.

r_icu_inter_cpu_irq

  • Fixed invocation Callback function in interrupt handler.

r_iic_master

  • Added R_IIC_MASTER_StatusGet().
  • Fixed the timeout function when the SCL signal line is fixed to low to be switchable between enabled and disabled.
  • Fixed handling of abort.

r_iic_slave

  • Interrupt priority level of error interrupt individually configurable.
  • Corrected initial and settable values for Slave Address (Stacks tab of FSP Configuration).

r_ioport

  • Fixed the process of specifying the port to be accessed in the R_IOPORT_PortRead().

r_poe3

  • Fixed a bug that the pin selected was not set for the MTIOC6B pin (Stacks tab of FSP Configuration).

r_sci_i2c

  • Added R_SCI_I2C_StatusGet().

r_sci_uart

  • Added R_SCI_UART_ReadStop().
  • Renamed and modified union type names.
  • Renamed enumeration type name.
  • Changed to use named structs instead of anonymous structs.

r_spi

  • Added definitions for bit data widths from 4 to 32 bits.

r_usb_basic

  • Implemented 4K boundary unsupported code.

r_usb_pmsc

  • Fixed the Number of Transfer Sectors configuration process.

r_xspi_qspi

  • Corrected definition name.
  • Fixed a problem that caused an infinite loop without finishing the write process when programing flash with R_XSPI_QSPI_Write().
  • Fixed setting of CS asserting extension and CS negating extension.

Known Issues

Known issues checks Getting Started document in each product page.

MD5 Checksums

  • RZN_FSP_Packs_v1.3.0.zip 46f9adfbfb22765519dd87d064e5a0a8
  • RZN_FSP_Packs_v1.3.0.exe 6e00fbd697b76a537c0c1a0358cb4c59
  • fsp_documentation_v1.3.0.zip 6c3d9c60ee688b5543f8ec808f2002fa

v1.2.0

04 Jul 23:58
Compare
Choose a tag to compare

Release Notes

Flexible Software Package (FSP) for Renesas RZ/N series, version 1.2.0.

Download the FSP with e² studio Installer for this release, setup_rznfsp_v1_2_0_e2s_v2023-04.exe, from here.

If using IAR Embedded Workbench for Arm, download the FSP Smart Configurator for this release, setup_rznfsp_v1_2_0_rzsc_v2023-04.exe, from here.

All installers are available in the Assets section of this release.

Refer to the README.md in the FSP root folder for setup instructions, hardware details, and related links.

Tools

GCC Compiler : 9-2020-q2-update

IAR Embedded Workbench for Arm: 9.32.2

e² studio: v2023-04

Modules Added

  • External IRQ (r_icu)
  • Interrupt Controller Unit (ICU) ERROR (r_icu_error)
  • Watchdog Timer (r_wdt)
  • Data Operation Circuit (r_doc)
  • Cyclic Redundancy Check (CRC) Calculator (r_crc)
  • Real Time Clock (r_rtc)
  • Temperature Sensor Unit (r_tsu)
  • Bus State Controller (BSC) NOR Flash (r_bsc_nor)
  • Serial Communications Interface (SCI) I2C (r_sci_i2c)
  • Serial Communications Interface (SCI) SPI (r_sci_spi)
  • USB Host Human Interface Device Class Driver (r_usb_hhid)
  • USB Peripheral Mass Storage Class (r_usb_pmsc)
  • User Block Media Implementation (rm_block_media_user)

Third Party Software

These third party software solutions are included alongside FSP.

FreeRTOS: 202007.00

SEGGER J-Link: 7.80b later

Features Added

  • Supported high-speed access IOPORT API: R_BSP_PinSet, R_BSP_PinClear, R_BSP_PinToggle, R_BSP_FastPinRead, R_BSP_PortWrite, R_BSP_PortRead.
  • Changed the Blinky template code implemented with the conventional pin access-related API to the implementation with the new function added.
  • Supported interrupt priority level mask: R_BSP_IrqMaskLevelSet() and R_BSP_IrqMaskLevelGet().
  • Supported Early BSP Initialization option in BSP package to use BSP functions before C runtime initialization (BSP_WARM_START_RESET or BSP_WARM_START_POST_CLOCK).
  • Supported callback function for CANFD, CMT, CMTW, DSMIF, IIC Master, IIC Slave, SCI UART and SPI modules.
  • Supported example code for Block Media Implementation, DOC, CRC, ICU, IIC Master, IIC Slave, SCI IIC, SCI SPI, USB hHID, USB pMSC and WDT modules.

Bug Fixes and Improvements

  • IAR Embedded Workbench for Arm updated to 9.32.2.
  • Platform installer updated to include e2 studio 2023-04.

bsp

  • Updated the initial value of DMAC interrupt detection type from Edge to Level.
  • Fixed IAR linker to place the system_init() at the top of the loader program (0x0010_2000).
  • Changed function calls in startup.c from inline assembler to C language.
  • Corrected number for macro BSP_VECTOR_TABLE_MAX_ENTRIES
  • Reduced the non-cache area size.
  • Fixed an issue that the GICD_ICFGR register can only be changed from 0 (level) to 1 (edge) in the R_BSP_IrqDetectTypeSet function.

r_bsc

  • Fixed an issue that CS0WCR_0.WM bit not being set.

r_canfd

  • Corrected buffer count in the documentation.
  • Corrected bitrate configuration range values (Stacks tab of FSP Configuration).

r_cgc

  • Added a description of clocks in the documentation.

r_cmt

  • Corrected a description of mode selecting configuration.

r_dmac

  • Corrected the initial value of “Transfer End Interrupt Detect Type”  to “Level” in Configuration.
  • Supported set level interrupt output mode when DMA interrupt is enabled.

r_ether_phy

  • Fixed bug in VSC8541 register bit definition.

r_ether_sw

  • Implemented extended API for forwarding function.

r_ether_sw

  • Corrected the initial value of Interrupt Detect Type to “Edge” in Configuration.

r_gpt_phase_count

  • Changed default setting of GTIOCA and GTIOCB output enabled to False (Stacks tab of FSP Configuration).

r_iic_master

  • Supported to add safety channel confirmation in MDF when linking with DMAC.

r_mtu3

  • After executing the Open function, interrupts are always enabled and can be triggered to DMA.
  • Added buffer register update process to function R_MTU3_PeriodSet().

r_poe3

  • Updated to disable DSMIF error interrupt 1 in configuration.
  • Supported to select MTU3 output port pins.

r_usb_basic

  • Fixed writing received data to buffer.
  • Supported DMA transfer.
  • Fixed noncache buffer size.
  • Corrected the initial value of Interrupt Detect Type to “Edge” in Configuration.

r_usb_hcdc

  • Resized class-side device data retention area due to buffer reduction.

r_usb_pcdc

  • Modification of writing to buffer when receiving data due to Basic DMA transfer implementation.

r_sci_uart

  • Supported to add safety channel confirmation in MDF when linking with DMAC.
  • Deleted noise cancel level setting.

r_spi

  • Supported to add safety channel confirmation in MDF when linking with DMAC.

r_xspi_ospi

  • Added an error when selecting non-existing Unit and Chip Select settings in the stacks tab.
  • Added an item to select data alignment in Configuration.
  • Updated Write and DirectTransfer APIs to send and receive data in selected byte order.
  • Updated Write API to support only data of even byte length for 8D-8D-8D mode.

r_xspi_qspi

  • Added an error when selecting non-existing Unit and Chip Select settings in the stacks tab.
  • Improved StatusGet API when executing with 1S-4S-4S write instruction.

rm_ethercat_ssc_port

  • Corrected the initial value of Interrupt Detect Type to “Edge” in Configuration.

Known Issues

Known issues checks Getting Started document in RZ/N2L product page. here

MD5 Checksums

  • RZN_FSP_Packs_v1.2.0.zip 72de7a1b34d3d0bd4b7fb56ba172af45
  • RZN_FSP_Packs_v1.2.0.exe 93361886a6b15b13bbd051b3dc021b51
  • fsp_documentation_v1.2.0.zip 5ec06574c708909fce557b3406c96106
  • setup_rznfsp_v1_2_0_e2s_v2023-04.exe 658441032bed983d0ba565d3df2d4db5
  • setup_rznfsp_v1_2_0_rzsc_v2023-04.exe 459ee199639a8084437b264908c9e76e

v1.1.0

23 Dec 12:26
Compare
Choose a tag to compare

Release Notes

Flexible Software Package (FSP) for Renesas RZ/N series, version 1.1.0.

Download the FSP with e2 studio Installer for this release, setup_fsp_v1_1_0_e2s_v2022-10.exe, from here.

If using IAR, download the FSP Smart Configurator for this release, setup_fsp_v1_1_0_rasc_v2022-10.exe, from here.

All installers are available in the Assets section of this release.

Refer to the README.md in the FSP root folder for setup instructions, hardware details, and related links.

Tools

GCC Compiler : 9-2019-q4-major

IAR Embedded Workbench for Arm: 9.30.1

e2 studio: v2022-10

Modules Added

  • Bus State Controller (BSC) SDRAM (r_bsc_sdram)

Third Party Software

These third party software solutions are included alongside FSP.

FreeRTOS: 202007.00

SEGGER J-Link: 7.80 later

Bug Fixes

bsp

  • When the minimal project was created, the R_BSP_WarmStart() function was placed in ATCM, so it was corrected to be placed in BTCM.
  • Fixed an issue where the .shared_noncache_buffer or .noncache_buffer section were not be initialized when using the GCC compiler.
  • Fixed an issue that the wait time becomes 0 depending on the setting when using the R_BSP_SoftwareDelay() function.
  • Fixed an issue when changing the program expansion destination from ATCM to System RAM during ROM boot.

r_cmt

  • Corrected the timer period setting. There was an error in this setting that cause an incorrect timer period.

r_canfd

r_dmac

  • Fixed an issue that the calculation of the base address was incorrect and did not work properly when unit1 of DMAC was specified.

r_bsc

  • Fixed an issue that caused an incorrect value to be written to reserved bit in the CSnBCR register when setting the idle cycle.

r_xspi_qspi

  • Fixed an issue that the serial flash cannot transition to XiP mode immediately after executing the R_XSPI_QSPI_XipEnter() function when using unit 1.
  • Fixed an issue where R_XSPI_QSPI_XipEnter() and R_XSPI_QSPI_XipExit() functions did not work correctly for CS1 area.

r_usb_pcdc

  • Removed unnecessary Delay and increase the number of for loops for specific conditions in usb_cstd_is_set_frdy() function.

r_usb_hcdc

  • Corrected the data end determination of the transfer end callback function.
  • Fixed user data transfer and class command transfer area.
  • Correction of processing when STALL is received.

r_ether_selector

  • Fixed writing incorrect values to CONVCTRLn register if configured under conditions of "Interface Type: MII, Converter Speed: 100Mbps or more".
  • Added 100b and 101b settings to MODCTRL.SW_MODE bits. This expands combinations of internal connections between MAC media interfaces, GMAC, ETHSW and ESC that can be used.
  • Modified to display error message if unsupported settings are made in the configuration settings as "Interface type: MII or RMII, Converter speed: 1000Mbps".

rm_ethercat_ssc_port

  • Changed default setting of reset port to P13_4.
  • Improved override settings of PHY module (Lower module) with settings used in EtherCAT (Port Type: EtherCAT, Speed: 100Mpbs).

r_dsmif

  • Fixed an issue in which include files were not generated when generating code for r_dsmif.

BSP tab of FSP Configuration

  • Added lower 10-bit mask decision for region start and end address for master MPU on BSP tab.
  • Corrected part number selected for "Device:" from R9A07G084M08GBG to R9A07G084M04GBG if user specified RSK+RZN2L for "Board:". The difference in part number is only presence or absence of security function, and has no effect as FSP Configurator.
  • Corrected a typo in the CACHE_FLG discription.

Clocks tab of FSP Configuration

  • Supported for 75MHz SPI clock (SPIxASYNCCLK) in Clocks tab.

Project Generation

  • Hide blinky temple for RZN2L Custom User Board.

Known Issues

Known issues checks Getting Started document in RZ/N2L product page. here.

MD5 Checksums

  • RZN_FSP_Packs_v1.1.0.zip 94255e5a1b93b69c07e2a6f09e50c33f
  • RZN_FSP_Packs_v1.1.0.exe cda11d91b07804efdac76cf4bde3c23f
  • fsp_documentation_v1.1.0.zip eb02b22eea0ce2ead568d9f5d4f10d84
  • setup_rznfsp_v1_1_0_e2s_v2022-10.exe fc07bdb620e505ccc15fdbde2dbe89f8
  • setup_rznfsp_v1_1_0_rzsc_v2022-10.exe a060a2d892de42c24712a6032aa6bf73

v1.0.0

08 Aug 08:06
Compare
Choose a tag to compare

Release Notes

Flexible Software Package (FSP) for Renesas RZ/N series, version 1.0.0.

Download the FSP with e2 studio Installer for this release, setup_rznfsp_v1_0_0_e2s_v2022-07.exe, from here.

If using IAR, download the Renesas Advanced Smart Configurator for this release, setup_rznfsp_v1_0_0_rasc_v2022-07.exe, from here.

All installers are available in the Assets section of this release.

Refer to the README.md in the FSP root folder for setup instructions, hardware details, and related links.

Tools

GCC Compiler : 9-2020-q2-update

IAR Embedded Workbench for Arm: 9.30.1

e2 studio: v2022-07

Modules Added

  • Board Support Package (bsp)
  • Analog to Digital Converter (r_adc)
  • Bus State Controller (r_bsc)
  • Clock Generation Circuit (r_cgc)
  • Compare Match Timer (r_cmt)
  • Compare Match Timer W (r_cmtw)
  • Controller Area Network - Flexible Data (r_canfd)
  • Delta-sigma interface (r_dsmif)
  • Direct Memory Access Controller (r_dmac)
  • EtherCAT SSC Port (rm_ethercat_ssc_port)
  • Ethernet (r_ether)
  • Ethernet PHY (r_ether_phy)
  • Ethernet SELECTOR (r_ether_selector)
  • Ethernet Switch (r_ethsw)
  • Event Link Controller (r_elc)
  • Expanded Serial Peripheral Interface (xSPI) OSPI (r_xspi_ospi)
  • Expanded Serial Peripheral Interface (xSPI) QSPI (r_xspi_qspi)
  • FreeRTOS Plus TCP (rm_freertos_plus_tcp)
  • FreeRTOS Port (rm_freertos_port)
  • General PWM Timer (r_gpt)
  • General PWM Timer Three-Phase Motor Control Driver (r_gpt_three_phase)
  • General PWM Timer phase count Motor Control Driver (r_gpt_phase_count)
  • I/O Ports (r_ioport)
  • I2C Master on IIC (r_iic_master)
  • I2C Slave on IIC (r_iic_slave)
  • Multi-Function Timer Pulse Unit 3 (r_mtu3)
  • Multi-Function Timer Pulse Unit 3 Three-Phase Motor Control Driver (r_mtu3_three_phase)
  • Multi-Function Timer Pulse Unit 3 phase count Motor Control Driver (r_mtu3_phase_count)
  • Port Output Enable 3 (r_poe3)
  • Port Output Enable for GPT (r_poeg)
  • Serial Communications Interface (SCI) UART (r_sci_uart)
  • Serial Peripheral Interface (r_spi)
  • USB (r_usb_basic)
  • USB Host Communications Device Class Driver (r_usb_hcdc)
  • USB Peripheral Communications Device Class (r_usb_pcdc)

Third Party Software

These third party software solutions are included alongside FSP.

FreeRTOS: 202007.00

SEGGER J-Link: 7.64 later

Bug Fixes

None

Known Issues

Known issues checks Getting Started document in RZ/N2L product page. here.

MD5 Checksums

  • RZN_FSP_Packs_v1.0.0.zip 08db459e28359210bb558dc59d34cc66
  • RZN_FSP_Packs_v1.0.0.exe 40454644d1bf8bf1986957e7c82c42fb
  • fsp_documentation_v1.0.0.zip c5f5329fe719ea4fec37a83dfd8cf8c7
  • setup_rznfsp_v1_0_0_e2s_v2022-07.exe 9604bd514553ed671dcbffc27b938892
  • setup_rznfsp_v1_0_0_rzsc_v2022-07.exe 1a88893f9f0c9cdf6491513f51153b8c