Skip to content
View rhushikeshprabhune's full-sized avatar
  • BITSian | NC State University | Qualcomm
  • Santa Clara, CA
Block or Report

Block or report rhushikeshprabhune

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. Implementation-of-Memory-Dependence-Pediction-using-Store-Sets-in-721sim Implementation-of-Memory-Dependence-Pediction-using-Store-Sets-in-721sim Public

    C++

  2. Implementation-of-Register-File-and-Renaming-Mechanism-in-721sim Implementation-of-Register-File-and-Renaming-Mechanism-in-721sim Public

    C++ 1

  3. Cache-and-Memory-Hierarchy-Simulator Cache-and-Memory-Hierarchy-Simulator Public

    C++

  4. Out-of-Order-Superscalar-Processor-based-on-Tomasulo-Algorithm Out-of-Order-Superscalar-Processor-based-on-Tomasulo-Algorithm Public

    C++ 1

  5. Implementation-of-Process-Scheduling-Algorithms-in-XINU Implementation-of-Process-Scheduling-Algorithms-in-XINU Public

    C

  6. Implementation-of-G-gate-in-Long-Short-Term-Memory-LSTM-cell Implementation-of-G-gate-in-Long-Short-Term-Memory-LSTM-cell Public

    Verilog