WIP: Issues on RiscvVirt that don't seem related to RISCV64

riscvarchive · May 24, 2021 · b68f458 · b68f458
1 parent 579705c
commit b68f458
Show file tree

Hide file tree

Showing 2 changed files with 4 additions and 2 deletions.
diff --git a/Platform/Intel/MinPlatformPkg/Include/Fdf/CorePreMemoryInclude.fdf b/Platform/Intel/MinPlatformPkg/Include/Fdf/CorePreMemoryInclude.fdf
@@ -8,7 +8,8 @@
 ##
 
 #INF  UefiCpuPkg/SecCore/SecCore.inf
-#INF  MdeModulePkg/Core/Pei/PeiMain.inf
+# Why was this commented out?
+INF  MdeModulePkg/Core/Pei/PeiMain.inf
 
 INF  MdeModulePkg/Universal/PCD/Pei/Pcd.inf
 INF  MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf

diff --git a/Platform/Intel/MinPlatformPkg/Include/Fdf/RuleInclude.fdf b/Platform/Intel/MinPlatformPkg/Include/Fdf/RuleInclude.fdf
@@ -12,7 +12,8 @@
     UI       STRING="$(MODULE_NAME)" Optional
     VERSION  STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
     PE32  PE32    Align = 16      $(INF_OUTPUT)/$(MODULE_NAME).efi
-    RAW BIN       Align = 16      |.bin
+    # : error F003: Output file for RAW section could not be found for Platform/RISC-V/PlatformPkg/Universal/Sec/SecMain.inf
+    # RAW BIN       Align = 16      |.bin
   }
 
 [Rule.Common.SEC.BINARY]