Block or report user
  • Slovenia

Popular repositories

  1. minimig-mist

    Minimig for the MiST board

    Verilog 29 9

  2. minimig-de1

    Minimig for the DE1 board

    Verilog 28 15

  3. sd2iec

    sd2iec from

    C 9 2

  4. PlusToo

    PlusToo from

    Verilog 4

  5. or1200-qmem

    OR1200 - Openrisc 1200 soft-core CPU from with added external QMEM bus.

    Verilog 3

  6. minimig-upstream


    C 3 2

20 contributions in the last year

Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Mon Wed Fri

Contribution activity First pull request First issue First repository Joined GitHub

March - June 2017

rkrajnc has no activity yet for this period.

February 2017

Seeing something unexpected? Take a look at the GitHub profile guide.