# TENTATIVE DATA 65.536 WORD × 16 BIT DYNAMIC RAM

DESCRIPTION

The TC511664BJ/BZ is the new generation dynamic RAM organized 65,536 words by 16 bits. The TC511664BJ/BZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC511664BJ/BZ to be packaged in a standard 40 pin plastic SOJ and 40 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

#### **FEATURES**


- 65,536 word by 16 bit organization
- Fast access time and cycle time

		TC511664BJ/BZ - 80/ - 10			
tRAC	RAS Access Time	80ns	100ns		
tAA	Column Address Access Time	45ns	55ns		
tCAC	CAS Access Time	30ns	35ns		
t <sub>RC</sub>	Cycle Time	135ns	170ns		
tpc	Fast Page Mode Cycle Time	55ns	65ns		

- Single power supply of 5V±10% with a builtin VBB generator
  - Low Power
    633mW MAX. Operating (TC511664BJ/BZ-80)
    495mW MAX. Operating (TC511664BJ/BZ-10)
    5.5mW MAX. Standby
- Outputs unlatched at cycle end allows twodimensional chip seleciton
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Byte-Write and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 256 refresh cycles/4ms
- Package TC511664BJ:SOJ40-P-400 TC511664BZ:ZIP40-P-475

### PIN CONNECTION (TOP VIEW)


Plastic :	201	
Vcc U 2 3 1002 U 3 1002 U 3 1003 U 4 1004 U 5 1006 U 7 1006 U 7 1007 U 1006 U 1	40 ] ] 39 ] 38 ] 37 ] 38 ] 37 ] 38 ] 37 ] 38 ] 37 ] 37	V <sub>55</sub> 1/016 1/015 1/014 1/013 1/012 1/010 1/09 N.C. CAS OE N.C. N.C. A7 A6 A5 V <sub>55</sub>



#### PIN NAMES

MARAE
NAME
Address Inputs
Row Address Strobe
Column Address Strobe
Read/Upper Byte Write
Input
Read/Lower Byte Write
Input
Output Enable
Data Input/Output
Power ( + 5V)
Ground
No Connection

### **BLOCK DIAGRAM**



### ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT	NOTE	
Input Voltage	V <sub>IN</sub>	- 1~7	V	1	
Output Voltage	Vout	- 1~7	V	11	
Power Supply Voltage	Vcc	- 1~7	V	11	
Operating Temperature	TOPR	0~70	•c	11	
Storage Temperature	TSTG	- 55~150	•c	1	
Soldering Temperature • Time	TSOLDER	260 · 10	*C - sec	1	
Power Dissipation	PD	700	mW	1	
Short Circuit Output Current	lout	50	mA	1	

## RECOMMENDED DC OPERATING CONDITIONS (Ta = 0~70°c)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
Vcc	Supply Voltage	4.5	5.0	5.5	٧	2
VIH	Input High Voltage	2.4		6.5	V	2
ViL	Input Low Voltage (A0~A7, RAS, CAS, UW, LW, OE)	- 1.0 *1	_	0.8	V	2
VIL	Input Low Voltage (I/O1~I/O16)	- 0.5 *2	-	0.8	V	2

\*1 -2.5V at pulse width≤ 20ns

\*2 -2.0V at pulse width ≤ 20ns

## DC ELECTRICAL CHARACTERISTICS (VCC = 5V ± 10%, Ta = 0~70°c)

SYMBOL	PARAMETER		MIN.	MAX.	UNIT	NOTE
	OPERATING CURRENT	TC511664BJ/BZ-80		115	mA	3, 4, 5
I <sub>CC1</sub>	Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> MIN.) TC511664BJ/BZ-10		-	90	1110	3, 4, 3
1cc2	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V <sub>IH</sub> )	ENT andby Current				
	RAS ONLY REFRESH CURRENT	TC511664BJ/BZ-80	-	115	mA	3, 5
CC3	Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS = VIH: tac = tac MIN.)	TC511664BJ/BZ-10	ł	90	11110	
	Average Rower Supply Current Fast Page Mode	TC511664BJ/BZ-80	-	70	mA	3, 4, 5
ICC4		TC511664BJ/BZ-10	-	60	] ""	
Iccs	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = Vcc - 0.2V)	:	-	1	mA	
	CAS BEFORE RAS REFRESH CURRENT	TC511664BJ/BZ-80	-	115	mA	3
ICC6	Average Power Supply Current, CAS Before RAS Mode (RAS, CAS Cycling: tac=tac MIN. )	TC511664BJ/BZ-10	-	90	<u> </u>	"
11(1)	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V≤V <sub>IN</sub> ≤6.5V, All Other Pins Not Under Test=0V)		- 10	10	Αu	
lo (L)	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V≤V <sub>OUT</sub> ≤5.5V)			10	μА	
Voн	OUTPUT LEVEL Output "H" Level Voltage (1 <sub>OUT</sub> = ~ 2.5mA)		2.4	<u> </u>	V	<u> </u>
Vol	OUTPUT LEVEL Output "L" Level Voltage (IOUT = 2.1mA)		-	0.4	V	



### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(V_{CC} = 5V \pm 10\%, Ta = 0 \sim 70^{\circ}c)(Notes 6, 7, 8)$ 

		TC5116		TC511664BJ/BZ-10			
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
t <sub>RC</sub>	Random Read or Write Cycle Time	135	_	170	-	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle Time	180	_	225	-	ns	
tpC	Fast Page Mode Cycle Time	55		65	_	ns	
tpRMW	Fast Page Mode Read-Modify-Write Cycle Time	100	-	120	-	ns	
t <sub>RAC</sub>	Access Time from RAS		80	_	100	ns	9,14,15
tcac	Access Time from CAS		30	_	35	ns	9,14
t <sub>AA</sub>	Access Time from Column Address	-	45	_	55	ns	9,15
t <sub>CPA</sub>	Access Time from CAS Precharge		50	_	60	ns	9
tcız	CAS to Output in Low-Z	0		. 0		ns	9
toff	Output Buffer Turn-off Delay	0	20	0	20	ns	10
tŢ	Transition Time (Rise and Fall)	3	50	3	50	ns	8
t <sub>RP</sub>	RAS Precharge Time	45	_	60	_	ns	
t <sub>RAS</sub>	RAS Pulse Width	80	10,000	100	10,000	ns	<u> </u>
trasp	RAS Pulse Width (Fast Page Mode)	80	100,000	100	100,000	ns	
t <sub>RSH</sub>	RAS Hold Time	30	_	35	_	ns	
t <sub>CSH</sub>	CAS Hold Time	80	_	100	_	ns	
tcas	CAS Pulse Width	30	10,000	35	10,000	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time.	20	50	20	65	ns	14
tRAD	RAS to Column Address Delay Time	15	35	15	45	n;	15
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	-	5	_	ns	
t <sub>CP</sub>	CAS Precharge Time	10		10	_	ns	
tase	Row Address Set-Up Time	0		0	_	ns	
t <sub>RAH</sub>	Row Address Hold Time	10	_	10	_	ns	
tasc	Column Address Set-Up Time	0	_	0	_	ns	
t <sub>CAH</sub>	Column Address Hold Time	15	_	15	-	ns	
t <sub>AR</sub>	Column Address Hold Time referenced to RAS	55	_	- 65	_	ns	
t <sub>RAL</sub>	Column Address to RAS Lead Time	45	_	55	-	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0		0	i -	ns	
t <sub>RCH</sub>	Read Command Hold Time	0		0	-	ns	11
1 <sub>RRH</sub>	Read Command Hold Time referenced to RAS	0	_	0	_	ns	11
twcH	Write Command Hold Time	15		15	_	ns	
twcr	Write Command Hold Time referenced to RAS	55		65	-	ns	
t <sub>WP</sub>	Write Command Pulse Width	15	-	15	-	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	20	-	20		ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	20	_	20	-	ns	
tos	Data Set-Up Time	0	_	0	_	ns	12
ton	Data Hold Time	15		15	_	ns	12

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

### (Continued)

	PARAMETER	TC5116648J/8Z-80		TC511664BJ/BZ-10		UNIT	NOTE
SYMBOL		MIN.	MAX.	MIN.	MAX.	UKII	NOTE
t <sub>OHR</sub>	Data Hold Time referenced to RAS	55		65	1	ns	
tref	Refresh Period	_	4		4	ms	
twcs	Write Command Set-UP Time	0	-	0		ns	13
t <sub>CWD</sub>	CAS to WE Delay Time	50	1	65		กร	13
trwo	RAS to WE Delay Time	100		130		ns	13
t <sub>CPWD</sub>	CAS Precharge to WE Delay Time (Fast Page Mode)	70	_	90		ns	13
t <sub>AWD</sub>	Column Address to WE Delay Time	65	_	85		ns	13
tcsa	CAS Set-Up Time (CAS before RAS Cycle)	5		5		ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Cycle)	10		10		ns	<u> </u>
t <sub>RPC</sub>	RAS to CAS Precharge Time	0		0	<u> </u>	ns	<u> </u>
†CPT	CAS Precharge Time (CAS before RAS Counter Test Cycle)	40		40		ns	
<sup>₹</sup> ROH	RAS Hold Time referenced to OE	10		10		ns	<u> </u>
<sup>t</sup> OEA	OE Access Time		25	<u>  -</u>	30	ns	9
tOED	OE to Data Delay	10		20	<u> </u>	ns	ļ
t <sub>OEZ</sub>	Output Buffer Turn Off Delay Time from OE	0	10	0	20	ns	10
t <sub>OEH</sub>	OE Command Hold Time	10		20		ns	<b> </b>
tops	Output Disable Set-Up Time	0		0		ns	-
t <sub>MC5</sub>	Masked Write Set-Up Time	0		0	<u> </u>	ns	<del> </del>
t <sub>MRH</sub>	Masked Write Hold time Referenced to RAS	0		0	<u> </u>	ns	<del>  -</del>
t <sub>MCH</sub>	Masked Write Hold time Referenced to CAS	0		0	<u> </u>	ns	

## CAPACITANCE ( $V_{CC} = 5V \pm 10\%$ , f = 1MHz, $T_0 = 0~70$ °C)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>1</sub>	Input Capacitance (A0~A7, RAS, CAS, UW, LW, OE)	-	7	pF
Co	Input/Output Capacitance (I/O1~I/O16)	-	7	pF




#### NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to Vss.
- 3. ICC1, ICC3, ICC4, ICC6 depend on cycle rate.
- 4. ICC1, ICC4 depend on output loading. Specified values are obtained with the outputs open.
- 5. Column Address can be changed once or less while RAS=VIL and CAS=VIH.
- 6. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume tr=5ns.
- V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals.
   Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 9. Measured with a load equivalent to 1 TTL load and 50pF.
- 10. toff (max.) and toff (max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- 11. Either tRCH or tRRH must be satisfied for a read cycle.
- 12. These parameters are referenced to CAS leading edge in early write cycles and to UW, LW leading edge in read-modify-write cycles.
- 13. twcs, tRWD, tcWD, tAWD and tcPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min.) the cycle is an early write cycle and data out pins will remain open circuit (high impedance) through the entire cycle; If tRWD≥tRWD (min.), tcWD≥tcWD (min.), tAWD≥tAWD (min.) and tcPWD≥tcPWD (min.), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RCD</sub> (max.) is specified as a reference point only: If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 15. Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled by t<sub>AA</sub>.


### READ CYCLE




### WRITE CYCLE (EARLY WRITE)




### UPPER BYTE WRITE CYCLE (EARLY WRITE)



### LOWER BYTE WRITE CYCLE (EARLY WRITE)




### WRITE CYCLE (OE CONTROLLED WRITE)







### UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




### LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




### READ-MODIFY-WRITE CYCLE




### READ-MODIFY-UPPER-BYTE-WRITE CYCLE



### READ-MODIFY-LOWER-BYTE-WRITE CYCLE




### FAST PAGE MODE READ CYCLE




Note: DIN = OPEN


### FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




### FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




### FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)




### FAST PAGE MODE READ-MODIFY-WRITE CYCLE




#### FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE




### FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE




### RAS ONLY REFRESH CYCLE




### CAS BEFORE RAS REFRESH CYCLE




### HIDDEN REFRESH CYCLE (READ)




### HIDDEN REFRESH CYCLE (WRITE)



### HIDDEN REFRESH CYCLE (UPPER BYTE WRITE)




### HIDDEN REFRESH CYCLE (LOWER BYTE WRITE)




Note:  $D_{OUT} = OPEN$ 


### CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE



### CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE



## CAS BEFORE RAS REFRESH COUNTER TEST READ-MODIFY-WRITE CYCLE



#### APPLICATION INFORMATION

#### **ADDRESSING**

The 16 address bits required to decode 1 of the 65,536 cell locations within the TC511664BJ/BZ are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row address Strobe (RAS), latches the 8 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 8 column address bits into the chip. Each of these signals, RAS and CAS triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the  $\overline{\text{CAS}}$  clock sequence are inhibited until the occurrence of a delayed signal derived from the  $\overline{\text{RAS}}$  clock chain. The "gated  $\overline{\text{CAS}}$ " feature allows the  $\overline{\text{CAS}}$  clock to be externally activated as soon as the Row Address Hold Time specification ( $t_{\text{RAH}}$ ) has been satisfied and the address inputs have been changed from Row address to Column address information.

#### Data Inputs

A write cycle is performed by bringing UW and LW low during the RAS/CAS operation. The falling edge of CAS or LW strobes data on I/O1~I/O8 into the on-chip data latch. And the falling edge of CAS or UW strobes data on I/O9~I/O16 into the on-chip data latch. In an early write cycle, LW and UW are brought low prior to CAS and the data is strobed in by CAS with setup and hold times referenced to this signal. In derayed write or read modify write cycle, CAS will already be low, thus the data will be strobed in by LW and UW with setup and hold times referenced to these signals.

In derayed or read modify write,  $\overline{OE}$  must be high to bring the output buffers to high inpedance prior to impressing data on the I/O lines.

#### Data Outputs

The three-state output buffers provide direct TTL compatibility with a fan-out of a standard TTL load. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until CAS is brought low. In a read cycle the outputs go active after the access time interval trac and toea are satisfied.

The outputs become valid after the access time has elapsed and remains valid while  $\overline{CAS}$  and  $\overline{OE}$  are low.  $\overline{CAS}$  or  $\overline{OE}$  going high returns it to a high impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

The OE controls the impedance of the output buffers. In the logic high position the buffers will remain in a high impedance state.

When the  $\overline{OE}$  input is brought to a logical low level, the output buffers are enabled. Both  $\overline{CAS}$  and  $\overline{OE}$  can control the outputs. Thus in a read operation, either  $\overline{OE}$  or  $\overline{CAS}$  returning high forces the outputs into the high impedance state.

#### RAS ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 256 row addresses (A0~A7) within each 4 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles, RAS only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the ICC3 specification.

#### CAS BEFORE RAS REFRESH


CAS before RAS refreshing available on the TC511664BJ/BZ offers an alternate refresh method. If CAS is held on low for the specified period (tcsr) before RAS goes to low, on chip refresh control clock generations and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS before RAS refresh operation.

### FAST PAGE MODE

The "Fast Page Mode" feature of the TC511664BJ/BZ allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Fast page Mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new address is eliminated, thereby decreasing the access and cycle times.

### HIDDEN REFRESH

An optional feature of the TC511664BJ/BZ is that refresh cycles may be performed while maintaining valid data at the output pins. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding  $\overline{CAS}$  at  $V_{IL}$  and taking  $\overline{RAS}$  high and after a specified precharge period (tpp), executing a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "Hidden" among data cycles without affecting the data availability.



#### CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of TC511664BJ/BZ can be tested by "CAS BEFORE RAS REFRESH COUNTER TEST". This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 CAS before RAS cycles as initialization cycles. The test procedure is as follows.

- Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing "CAS BEFORE RAS REFRESH COUNTER TEST (READ-MODIFY-WRITE CYCLE)". Repeat this operation 256 times.
- 3 Check "1" out of 256 bits at normal read mode, which was written at 2.
- Using the same column as ②, read "1" out and write "0" in each cell performing "CAS BEFORE RAS REFRESH COUNTER TEST". Repeat this operation 256 times.
- (5) Check "0" out of 256 bits at normal read mode, which was written at (4).
- 6 Perform the above ① to ⑤ to the complement data.