Table of Contents

Programming Model	7
Configurations	7
Instruction Prefixes	7
FAR	7
OUTER	8
Additional Instructions	9
JMP FAR	9
JSR FAR	9
RTF	9
Differences from the 6809	9
Control Registers	10
Checkpoint Register	10
Hardware:	11
Push / Pull Post-byte	11
6309 Instructions Not supported	11
Size	12
Instruction Set Description	12
The Index Post-byte	13
ABX – Add B Accumulator to X	14
ADCA – Add with Carry to Accumulator A	15
ADCB – Add with Carry to Accumulator B	16
ADCD – Add with Carry to Accumulator D	17
ADDA – Add to Accumulator A	20
ADDB – Add to Accumulator B	21
ADDD – Add to Accumulator D	22
ANDA – Bitwise 'And' to Accumulator A	28
ANDB – Bitwise 'And' to Accumulator B	29
ANDCC – Bitwise 'And' to Condition Code Reg.	30
ANDD – Bitwise 'And' to Accumulator D	31
ASL – Arithmetic Shift Left Memory	33
ASLA – Arithmetic Shift Left Accumulator A	34

ASLB – Arithmetic Shift Left Accumulator B	35
ASLD – Arithmetic Shift Left Accumulator D	36
ASR – Arithmetic Shift Right Memory	37
ASRA – Arithmetic Shift Right Accumulator A	38
ASRB – Arithmetic Shift Right Accumulator B	39
ASRD – Arithmetic Shift Right Accumulator D	40
BCC – Branch if Carry Clear	40
BCS – Branch if Carry Set	41
BEQ – Branch if Equal	41
BGE – Branch if Greater or Equal	42
BGT – Branch if Greater Than	42
BHI – Branch if Higher	43
BHS – Branch if Higher or Same	43
BITA – Bitwise 'And' to Accumulator A	44
BITB – Bitwise 'And' to Accumulator B	45
BITD – Bitwise 'And' to Accumulator D.	46
BLE – Branch if Less or Equal	47
BLO – Branch if Lower	49
BLS – Branch if Lower or the Same	49
BLT – Branch if Less Than	50
BMI – Branch if Minus	51
BNE – Branch if Not Equal	52
BPL – Branch if Plus	52
BRA – Branch Always	53
BRN – Branch Never	53
BSR – Branch To Subroutine	54
BVC – Branch if Overflow Clear	54
BVS – Branch if Overflow Set	55
CLR – Clear Memory	56
CLRA – Clear Accumulator A	57
CLRB – Clear Accumulator B	58
CLRD - Clear Accumulator D.	59
CMPA – Compare to Accumulator A	63

CMPB – Compare to Accumulator B	64
CMPD – Compare to Accumulator D.	65
COM – Complement Memory	74
COMA – Complement Accumulator A	75
COMB – Complement Accumulator B	75
COMD – Complement Accumulator D	76
CWAI – Wait For Interrupt	78
DAA – Decimal Adjust after Addition	78
DEC – Decrement Memory	79
DECA – Decrement Accumulator A	80
DECB – Decrement Accumulator B	81
DECD – Decrement Accumulator D	81
EORA – Bitwise Exclusive 'Or' to Accumulator A	82
EORB – Bitwise Exclusive 'Or' to Accumulator B	87
EORD – Bitwise Exclusive 'Or' to Accumulator D	88
EXG – Exchange Registers	90
INC – Increment Memory	91
INCA – Increment Accumulator A	92
INCB - Increment Accumulator B	93
INCD – Increment Accumulator D.	93
JMP – Unconditional Jump	94
JSR –Jump to Subroutine	96
LBCC – Long Branch if Carry Clear	97
LBCS – Long Branch if Carry Set	98
LBEQ – Long Branch if Equal	98
LBGE – Long Branch if Greater or Equal	99
LBGT – Long Branch if Greater Than	99
LBHI – Branch if Higher	100
LBHS – Long Branch if Higher or Same	100
LBLE – Branch if Less or Equal	101
LBLO – Long Branch if Lower	102
LBLS – Long Branch if Lower or the Same	102
LBLT – Long Branch if Less Than	103

LBMI – Long Branch if Minus	104
LBNE – Long Branch if Not Equal	105
LBPL – Long Branch if Plus	105
LBRA – Long Branch Always	106
LBRN – Long Branch Never	106
LBSR – Long Branch To Subroutine	107
LBVC – Long Branch if Overflow Clear	107
LBVS – Long Branch if Overflow Set	108
LDA – Load Accumulator A	109
LDB – Load Accumulator B	110
LDD - Load Accumulator D	111
LEAS – Load Effective Address Into S	112
LEAU – Load Effective Address Into U	120
LEAX – Load Effective Address Into X	120
LEAY – Load Effective Address Into Y	120
LSL – Logical Shift Left Memory	121
LSLA – Logical Shift Left Accumulator A	122
LSLB – Logical Shift Left Accumulator B	123
LSLD – Logical Shift Left Accumulator D	124
LSR – Logical Shift Right Memory	125
LSRA – Logical Shift Right Accumulator A	126
LSRB – Logical Shift Right Accumulator B	127
LSRD – Logical Shift Right Accumulator D	128
MUL – Multiply	128
NEG – Negate Memory	130
NEGA – Negate Accumulator A	131
NEGB – Negate Accumulator B	132
NEGD – Negate Accumulator D	133
NOP – No Operation	133
ORA – Bitwise 'Or' to Accumulator A	134
ORB – Bitwise 'Or' to Accumulator B	135
ORCC – Bitwise 'Or' to Condition Code Reg	136
ORD – Bitwise 'Or' to Accumulator D	137

PSHS – Push onto Stack	138
PSHU – Push onto User Stack	139
PULS – Pull from Stack	140
PULU – Pull from User Stack	141
ROL – Rotate Left Memory	142
ROLA – Rotate Left Accumulator A	143
ROLB – Rotate Left Accumulator B	144
ROLD – Rotate Left Accumulator D	145
ROR – Rotate Right Memory	146
RORA – Rotate Right Accumulator A	147
RORB – Rotate Right Accumulator B	148
RORD – Rotate Right Accumulator D	149
RTF – Return From Far Subroutine	149
RTI – Return From Interrupt	151
RTS – Return From Subroutine	152
SBCA – Subtract with Carry from Accumulator A	154
SBCB – Subtract with Carry from Accumulator B	155
SBCD – Subtract with Carry from Accumulator D	156
SEX – Sign Extend	157
STA – Store Accumulator A	158
STB – Store Accumulator B	159
STD – Store Accumulator D	159
STS – Store Stack Pointer	160
STU – Store User Stack Pointer	160
STX – Store X Register	161
STY – Store Y Register	161
SUBA – Subtract from Accumulator A	162
SUBB – Subtract from Accumulator B	163
SUBD – Subtract from Accumulator D	164
SWI – Software Interrupt	165
SWI2 – Software Interrupt	166
SWI3 – Software Interrupt	167
SYNC – Halt and Wait for Interrupt	168

TFR – Transfer Registers	169
TST – Test Memory	170
TSTA – Test Accumulator A	171
TSTB – Test Accumulator B	171
TSTD – Test Accumulator D	172

Programming Model

35		24	23			0
				X - Ind	ex Register	
				Y-Ind	ex Register	
				U-User	stack pointer	
	0000		S – Hardware stack pointer			
	PC					
				A	В	
				DPR	0	•
					CCR	•

A,B registers concatenate to form D register

Condition Code Register

	M	D	E	F	Η	I	N	\mathbf{Z}	V	C

C: carry bit for extended precision arithmetic

V: overflow

Z: result zero

N: result negative

I: IRQ interrupt mask

H: half carry

F: FIRQ interrupt mask

E: entire state saved indicator

D: decimal arithmetic mode

M: IRQ mask bit

The decimal flag is automatically cleared at entry of an interrupt subroutine.

Configurations

The rf6809 core may be configured to use 12-bit bytes which increases the address range to 36-bits. The rf6809 core may also be configured to support many instructions compatible with the 6309 processor.

Instruction Prefixes

rf6809 makes use of instruction prefixes to extend the addressing modes available. There are two prefixes FAR, and OUTER, which indicate to use a far address or outer indexing.

FAR

FAR when applied to extended addressing indicates to use a full 24-bit/triple byte address rather than a 16 bit one.

When the FAR prefix is applied to indirect addressing the prefix indicates that the indirect address is 24-bit. This allows the use of a 24-bit indirect address to reach anywhere in memory.

Opcode: 0x15

OUTER

The OUTER prefix indicates that the index register is applied after retrieving an indirect address. Normally the index register is used in the calculation of the indirect address.

When configured for 12-bit bytes the OUTER prefix is not used as there are sufficient bits in the index post-byte to encode outer indexing mode.

Opcode: 0x1B

Additional Instructions

JMP FAR – performs a jump using a 24-bit extended address.

Opcode: 0x8F

JSR FAR – performs a jump to subroutine using a 24-bit extended address. The full 24-bit program counter is stored on the stack.

Opcode: 0xCF

RTF – performs a far return from subroutine by loading a full 24-bit program counter from the stack.

Opcode: 0x38

Indirect addresses must reside within the first 64k bank of memory.

ADDx, ADCx, SUBx, SBCx, NEGx, and MUL all support BCD arithmetic if the decimal mode bit is set in the condition code register.

Differences from the 6809

The program counter is a full 24-bit register. The JMP and JSR instructions modify only the low order 16 bits of the program counter. To modify the full 24-bits use the JMP FAR and JSR FAR instructions. A return from a far subroutine may be done using the RTF instruction.

During interrupt processing the entire 24-bit program counter is stacked. The RTI instruction also loads the entire 24-bit program counter.

If 6309 instructions are enabled then the E, F registers are pushed onto the stack for interrupts except for the FIRQ. The RTI instruction will also reload the E, F registers.

Control Registers

There are several control registers mapped into the address space.

Address	Access	Register Usage
FFF00/01	RW	Debug address register #0
FFF02/03	RW	Debug address register #1
FFF04/05	RW	Debug address register #2
FFF06/07	RW	Debug address register #3
FFF08	RW	Debug control register #0 (for address register #0)
FFF09	RW	Debug control register #1 (for address register #1)
FFF0A	RW	Debug control register #2 (for address register #2)
FFF0B	RW	Debug control register #3 (for address register #3)
FFF10	RO	Core ID – used to identify core in multi-core application. Reflects the
		value of the coreid_i input.
FFF11	WO	Checkpoint register. If checkpointing is enabled this register must be
		written within one second, or an NMI will occur.
FFFE14/15	RO	high order bits of millisecond count
FF.FF16/17	RO	low order bits of millisecond count

The millisecond count register contains a count of the number of milliseconds since the last reset.

Debug Address Registers

This set of register is used to generate debug breakpoint interrupts when an address matches the value in the address register. Address matching must be enabled in the corresponding control register.

Debug Control Registers

These registers all function identically so only one is described.

Bits		
0 to 3	Address match mask	bits that are clear in the mask will be treated as an automatic match in the address compare. Only the low order four address bits have this capability. All other address bits must match for an interrupt to be generated. Setting these bits to all ones means all the address bits must match during a compare operation.
4, 5	Address match type	Sets the type of memory access that must match for an interrupt to be generated. One of BMT_DS (data store), BMT_LS (data load or data store), or BMT_IA (instruction address)
6	Trace enable	When this bit is set the address match does not generate an interrupt. Instead instruction tracing is triggered and the trace fifo will fill with addresses of executing instructions.
7	enable	When this bit is set an interrupt will be generated if the address matches the one in the corresponding breakpoint address register and the access type is of the correct type,
8 to 10	reserved	These bits are currently not used.
11		This status bit is set by hardware to indicate a match occurred

	for the corresponding breakpoint address register. This bit
	must be cleared by software.

Checkpoint Register

The core may be configured to include a checkpoint register and timer. When checkpointing is present an NMI will be generated is the checkpoint register is not written to within one second.

Hardware:

This is a softcore implementation of a 6809 compatible processor. As such no attempt was made to duplicate the 6809's bus cycle activity. Instructions may not execute in the same number of clock cycles as the 6809. Instructions in some circumstances execute in fewer clock cycles.

Push / Pull Post-byte

When 6309 instructions are enabled, and the core is configured for 12-bit bytes the push and pull instructions may include pushing and pulling of accumulators E and F. The push / pull order is outline below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
~	~	F	Е	PC	U or	Y	X	DP	В	A	CCR
					S						

6309 Instructions Not supported

PSHSW, PULSW, PSHUW, PULUW

TFM

Memory bit manipulation instructions.

The Q register load and store instructions.

Size

12-bit bytes, 6309 support: 8000 LUTs 5 block rams, 1 DSP

12-bit bytes, no 6309 support 6500 LUTs, 5 block rams, 1 DSP.

Core Features:

Hardware breakpoints can trap on a match of a load, store, or instruction address. They feature a zone within which a match may occur, some of the least significant bits may be masked off during the compare and made don't cares. It is now possible to set breakpoints in ROM routines. Setting a breakpoint does not modify the code or data at the breakpoint address.

Instruction Set Description for 12-bit Bytes

The Index Post-byte

The indexed addressing mode specification field is twelve bits in size.

Bits rr specifies one of the index registers, XR, YR, SP, or UP

Bits dddddddd specifies a nine-bit displacement.

The 'i' bit indicates one level of indirection is added for the data fetch.

The 'o' bit indicates that indexing is applied after indirection.


Ndx Pattern				
Orrddddddddd	EA = R + 9 bit offset	t		
1rri00000000	EA = ,R+			
1rri00000001	EA = ,R++			
1rri00000010	EA = ,-R			
1rri00000011	EA = ,R			
1rrio0000100	EA = ,R + 0 offset			
1rrio0000101	EA = ,R + ACCB offset			
1rrio0000110	EA = ,R + ACCA offset			
1rrio0001000	EA = ,R + 12 bit offset			
1rrio0001001	EA = ,R + 24 bit offset			
1rrio0001010	EA = R + 36 bit offs	et		
1rrio0001011	EA = ,R + D offset			
1rrio0001100	EA = ,PC + 12 bit off	set		
1rrio0001101	EA = ,PC + 24 bit off	set		
1rrio0001110	EA = ,PC + 36 bit offset			
1rrio0001111	EA = [,Address]			
1rrio0010101	EA = ,R + ACCF offse	et		
1rrio0010110	EA = ,R + ACCE offset			
1rrio0011011	EA = ,R + W offset			

ABX – Add B Accumulator to X

Description

The B accumulator is added to the X register.

Instruction Format: INH



Flags Affected:

E	F	Н	I	N	Z	V	C

ADCA - Add with Carry to Accumulator A

Description

The source operand is added to accumulator A including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

23 12 11 0 Immed12 089h

Instruction Format: DP

23 12 11 0 Offset12 099h

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0A9h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0B9h

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

M	D	Ε	F	Η	I	N	Z	V	C
				1		1	1	1	1

ADCB - Add with Carry to Accumulator B

Description

If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

23 12 11 0 Immed12 0C9h

Instruction Format: DP

23 12 11 0 Offset12 0D9h

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0E9h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0F9h

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
		1		1	1	1	1

ADCD – Add with Carry to Accumulator D

Description

The source operand is added to accumulator D including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

*This instruction is available only if 6309 instruction supported is configured.

Instruction Format: IMM

35 24 23 12 11 0 Immed Lo Immed Hi 189h

Instruction Format: DP

23 12 11 0 Offset12 199h

Instruction Format: NDX

23 12 11 0
As needed Ndx12 1A9h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 1B9h

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1	\(\)	\uparrow

ADCR – Add with Carry Register to Register

Description

Add register to register with carry.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

23 20	19 16	15 12	11	0
~	r0	r1	131h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

Flags Affected:

N set equal to the most significant bit of the result

Z set if result value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of bit from the most significant bit, otherwise cleared

E	F	Н	I	N	Z	V	C
				1	1	1	1

ADDA - Add to Accumulator A

Description

The source operand is added to accumulator A. The carry is not included in the addition but is generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

23 12 11 0 Immed12 08Bh

Instruction Format: DP

23 12 11 0 Offset12 09Bh

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0ABh

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0BBh

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Н	I	N	Z	V	C
		1		1	1	1	1

ADDB - Add to Accumulator B

Description

The source operand is added to accumulator B. The carry is not included in the addition but is generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

23 12 11 0 Immed12 0CBh

Instruction Format: DP

23 12 11 0 Offset12 0DBh

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0EBh

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0FBh

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Н	I	N	Z	V	C
		1		1	1	1	1

ADDD - Add to Accumulator D

Description

The source operand is added to accumulator D. The carry is not included in the addition but is generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

35	24	23	12	11	0
Immed Lo		Imm	ed Hi	0C3h	

Instruction Format: DP

_23	12	11	0
Offse	t12	0D	3h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	Ndx12 0E3		3h

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Addı	ess Hi	OF	F3h

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	1	1

ADDE - Add to Accumulator E

Description

The source operand is added to accumulator E. The carry is not included in the addition but is generated as a result flag.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: IMM

23 12 11 0 Immed12 28Bh

Instruction Format: DP

23 12 11 0 Offset12 29Bh

Instruction Format: NDX

 23
 12
 11
 0

 As needed
 Ndx12
 2ABh

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 2BBh

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	Z	V	C
		1		1	1	\(\)	1

ADDF - Add to Accumulator F

Description

The source operand is added to accumulator F. The carry is not included in the addition but is generated as a result flag.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: IMM

23 12 11 0 Immed12 2CBh

Instruction Format: DP

23 12 11 0 Offset12 2DBh

Instruction Format: NDX

23 12 11 0
As needed Ndx12 2EBh

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 2FBh

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Ε	F	Η	I	N	Z	V	C
		1		1	1	1	1

ADDR – Add Register to Register

Description

Add register to register.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

23 20	19 16	15 12	11	0
~	r0	r1	131h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

Flags Affected:

N set equal to the most significant bit of the result

Z set if result value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of bit from the most significant bit, otherwise cleared

Е	F	Н	I	N	Z	V	C
				1	1	1	1

ADDW - Add to Accumulator W

Description

The source operand is added to accumulator W. The carry is not included in the addition but is generated as a result flag.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: IMM

35	24	23	12	11	0
Imme	d Lo	Imn	ned Hi	18	Bh

Instruction Format: DP

_ 23	12	11	0
Offset	:12	19	Bh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	x12	1A	Bh

Instruction Format: EXT

35	24	23	12	11	0
Addre	Address Lo		Address Hi		Bh

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1	1	1

ANDA - Bitwise 'And' to Accumulator A

Description

Instruction Format: IMM

23	12	11	0
Immed	Immed12		34h

Instruction Format: DP

23	12	11	0
Offse	t12	09	4h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12		0A	4h

Instruction Format: EXT

35	24	23	12	11	0
Address Lo		Addr	ess Hi	OE	34h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

ANDB - Bitwise 'And' to Accumulator B

Description

Instruction Format: IMM

23	12	11	0
Immed12		00	C4h

Instruction Format: DP

23	12	11	0
Offse	t12	0D	4h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	0E	4h

Instruction Format: EXT

35	24	23	12	11	0
Address	Lo	Add	ress Hi	OF	F4h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

ANDCC - Bitwise 'And' to Condition Code Reg

Description

This instruction can be used to clear bits in the condition code register. A common use is to clear the interrupt mask bits.

Instruction Format: INH

23	12	11	0
Immed	Immed12		Ch

Flags Affected:

Flags for which the immediate constant has a zero bit will be cleared, other flags will not be affected.

M	D	E	F	Η	I	N	\mathbf{Z}	V	C

ANDD - Bitwise 'And' to Accumulator D

Description

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: IMM

35	24	23	12	11	0
Immed	l Lo	Imn	ned Hi	1	84h

Instruction Format: DP

23	12	11	0
Offse	et12		194h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12	2	1A	4h

Instruction Format: EXT

	35	24	23	12	11	0
ĺ	Address	Lo	Add	ress Hi	1E	34h

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

E	F	Н	I	N	Z	V	C
				1	1	0	

ANDR – Bitwise 'And' Register to Register

Description

And register to register.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

23 20	19 16	15 12	11		0
~	r0	r1		134h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

Flags Affected:

N set equal to the most significant bit of the result

Z set if result value is zero, otherwise cleared

V cleared

E	F	Н	I	N	Z	V	C
				1	1	0	

ASL – Arithmetic Shift Left Memory

Description

Memory is read, bits are shifted to the left by one bit, then the result is written back to memory. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

Instruction Format: DP

23	12	11	0
Offset	Offset12		8h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12	2	068	3h

Instruction Format: EXT

35	24	23	12	11	0
Ado	dress Lo	Addı	ress Hi	07	78h

Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

V set to the exclusive or of bits 10 and 11

C set to the original value of bit 11


E	F	Н	I	N	Z	V	C
		?		1	1	1	1

ASLA - Arithmetic Shift Left Accumulator A

Description

Bits in the accumulator A are shifted once to the left. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

Instruction Format: INH



Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11


E	F	Η	I	N	Z	V	C
		?		1	1	\(\)	1

ASLB - Arithmetic Shift Left Accumulator B

Description

Bits in the accumulator B are shifted once to the left. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

Instruction Format: INH



Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

Е	F	Η	I	N	Z	V	C
		?		1	1	\(\)	1

ASLD – Arithmetic Shift Left Accumulator D

Description

This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 22 and 23

E	F	Н	I	N	Z	V	C
				1	1	1	1

ASR – Arithmetic Shift Right Memory

Description

Memory is read, bits are shifted to the left by one bit, then the result is written back to memory. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

Instruction Format: DP

23	12	11	0
Offset	:12	00	7h


Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	06	57h

Instruction Format: EXT

35	24	23	12	11	0
Address	s Lo	Addı	ess Hi	07	77h

Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

C set to the original value of bit 0


E	F	Η	I	N	\mathbf{Z}	V	C
		?		1	1		

ASRA – Arithmetic Shift Right Accumulator A

Description

Bits in the accumulator A are shifted once to the right. The sign bit is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

Instruction Format: INH



Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared


E	,	F	Н	I	N	Z	V	C
			?		1	1		1

ASRB – Arithmetic Shift Right Accumulator B

Description

Bits in the accumulator B are shifted once to the right. The sign bit is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

Instruction Format: INH



Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Н	I	N	Z	V	C
		?		1	1		1

ASRD – Arithmetic Shift Right Accumulator D

Description

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 0, otherwise cleared

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1		\(\)

BCC – Branch if Carry Clear

Description

BCC performs a PC relative branch using a 12-bit sign extended displacement if the carry flag bit is clear in the condition codes register.

Instruction Format: REL

Е	F	Η	Ι	N	Z	V	C

BCS – Branch if Carry Set

Description

BCC performs a PC relative branch using a 12-bit sign extended displacement if the carry flag bit is set in the condition codes register.

Instruction Format: REL

23	12	11	0
Disp	12	02	5h

Flags Affected:

E	F	Η	I	N	\mathbf{Z}	V	C

BEQ – Branch if Equal

Description

BEQ performs a PC relative branch using a 12-bit sign extended displacement if the zero-flag bit is set in the condition codes register.

Instruction Format: REL

23	12	11	0
Disp	12	02	7h

E	F	Η	I	N	\mathbf{Z}	V	C

BGE – Branch if Greater or Equal

Description

BGE performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit and overflow flag bit are both clear, or are both set in the condition codes register.

Instruction Format: REL


23	12	11	0
Disp	12	020	Ch

Operation:

if
$$((cc.n = 1 \text{ and } cc.v = 1) \text{ or } (cc.n = 0 \text{ and } cc.v = 0))$$

 $PC = PC + sign \text{ extend(disp12)}$

Flags Affected:



BGT – Branch if Greater Than

Description

BGT performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit and overflow flag bit are both clear, or are both set and the zero-flag bit is clear in the condition codes register.

Instruction Format: REL

Operation:

if)((cc.n = 1 and cc.v = 1) or (cc.n = 0 and cc.v = 0)) and cc.z = 0)
$$PC = PC + sign \ extend(disp12)$$

Е	F	Н	I	N	Z	V	C

BHI – Branch if Higher

Description

BHI performs a PC relative branch using a 12-bit sign extended displacement if the zero-flag bit and carry flag bit are both clear in the condition codes register.

Instruction Format: REL


23	12	11	0
Disp	12	02	2h

Operation:

if
$$(cc.z = 0 \text{ and } cc.c = 0)$$

$$PC = PC + sign extend(disp12)$$

Flags Affected:



BHS – Branch if Higher or Same

Description

BHS performs a PC relative branch using a 12-bit sign extended displacement if the carry flag bit is clear in the condition codes register.

This is an alternate mnemonic for the **BCC** instruction.

Instruction Format: REL

23	12	11	0
Disp	12	024	4h

Operation:

if
$$(cc.c = 0)$$

$$PC = PC + sign extend(disp12)$$

E	F	Н	I	N	Z	V	C

BITA - Bitwise 'And' to Accumulator A

Description

This instruction works in the same manner as the <u>ANDA</u> instruction except that the result is discard and accumulator A is not updated. Only the result status flags are updated.

Instruction Format: IMM

23 12 11 0 Immed12 085h

Instruction Format: DP

23 12 11 0 Offset12 095h

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0A5h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0B5h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1	0	

BITB – Bitwise 'And' to Accumulator B

Description

This instruction works in the same manner as the <u>ANDB</u> instruction except that the result is discard and accumulator B is not updated. Only the result status flags are updated.

Instruction Format: IMM

23 12 11 0 Immed12 0C5h

Instruction Format: DP

23 12 11 0 Offset12 0D5h

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0E5h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0F5h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1	0	

BITD - Bitwise 'And' to Accumulator D

Description

This instruction works in the same manner as the <u>ANDD</u> instruction except that the result is discarded, and accumulator D is not updated. Only the result status flags are updated.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: IMM

23	12	11	0
Imme	d12	1	85h

Instruction Format: DP

23	12	11	0
Offset	t12		195h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	1A	.5h

Instruction Format: EXT

35	24	23	12	11	0
Address	Lo	Add	ress Hi	1E	35h

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

M	D	E	F	Н	I	N	Z	V	C
						1	1	0	

BITMD - Bitwise 'And' to Mode Reg

Description

This instruction can be used to test bits in the mode register. Performing a BITMD instruction will clear the divide-by-zero and illegal operation bits in the register if they are tested. The result status of the and operation is returned in the Z flag of the ccr.

Note that operation of this instruction is slightly different than the 6309. This instruction may be used to test all bits of the mode register making it possible to detect native mode.

Instruction Format: INH

23	12	11	0
Imme	d12	23	Ch

Flags Affected:

Z set if result value is zero, otherwise cleared

D	Е	F	Н	I	N	Z	V	C
						1		

Mode Register Effects:

Z and O will be reset if tested.

			\mathbf{Z}	O		I	F	N
Ī			0	0				

BLE – Branch if Less or Equal

Description

BLE performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit and overflow flag bit are different or the zero-flag bit is set in the condition codes register.

Instruction Format: REL

23	12	11	0
Disp	12	021	Fh

Operation:

if
$$((cc.n \Leftrightarrow cc.v) \text{ or } (cc.z))$$

 $PC = PC + sign \text{ extend}(disp12)$




BLO – Branch if Lower

Description

BLO performs a PC relative branch using a 12-bit sign extended displacement if the carry-flag bit is set in the condition codes register.

This is an alternate mnemonic for the BCS instruction.

Instruction Format: REL



Operation:

if (cc.c)

$$PC = PC + sign extend(disp12)$$

Flags Affected:

E	F	Η	I	N	Z	V	C

BLS - Branch if Lower or the Same

Description

BLS performs a PC relative branch using a 12-bit sign extended displacement if the carry-flag bit is set or the zero-flag bit is set in the condition codes register.

Instruction Format: REL

Operation:

if (cc.c or cc.z)

$$PC = PC + sign extend(disp12)$$

Е	F	Η	I	N	Z	V	C

BLT – Branch if Less Than

Description

BLT performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit is not equal to the overflow-flag bit in the condition codes register.

Instruction Format: REL

23	12	11	0
Disp	12	021	Dh

Operation:

if
$$(cc.n \ll cc.v)$$

 $PC = PC + sign extend(disp12)$



BMI – Branch if Minus

Description

BMI performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit is set in the condition codes register.

Instruction Format: REL

23	12	11	0
Disp	12	02	Bh

Operation:

$$PC = PC + sign extend(disp12)$$

E	F	Η	Ι	N	\mathbf{Z}	V	C

BNE – Branch if Not Equal

Description

BEQ performs a PC relative branch using a 12-bit sign extended displacement if the zero-flag bit is clear in the condition codes register.

Instruction Format: REL

23	12	11	0
Disp	12	02	6h

Flags Affected:

E	F	Η	I	N	Z	V	C

BPL – Branch if Plus

Description

BPL performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit is clear in the condition codes register.

Instruction Format: REL

Operation:

if
$$(cc.n = 0)$$

$$PC = PC + sign extend(disp12)$$


E	F	Η	I	N	\mathbf{Z}	V	C

BRA – **Branch Always**

Description

BRA always performs a PC relative branch using a 12-bit sign extended displacement.

Instruction Format: REL



Operation:

$$PC = PC + sign extend(disp12)$$

Flags Affected:

E	F	Η	I	N	Z	V	C

BRN – Branch Never

Description

BRA never performs a PC relative branch using a 12-bit sign extended displacement. It is effectively a two-byte NOP instruction. The displacement may contain any useful value.

Instruction Format: REL

23	12	11	0
Dist	512	02	1h

Operation:


E	F	Η	I	N	Z	V	C

BSR – Branch To Subroutine

Description

BSR performs a PC relative branch using a 12-bit sign extended displacement after pushing the address of the next instruction on the stack.

Instruction Format: REL



Operation:

Flags Affected:


E	F	Η	I	N	Z	V	C

BVC - Branch if Overflow Clear

Description

BCC performs a PC relative branch using a 12-bit sign extended displacement if the overflow flag bit is clear in the condition codes register.

Instruction Format: REL



Е	F	Η	Ι	N	Z	V	C

BVS – Branch if Overflow Set

Description

BCC performs a PC relative branch using a 12-bit sign extended displacement if the overflow flag bit is set in the condition codes register.

Instruction Format: REL

23	12	11	0
Disp	12	029	9h

E	F	Η	I	N	\mathbf{Z}	V	C

CLR – Clear Memory

Description

Zero is written to memory.

Instruction Format: DP

_ 23	12	11	0
Offset	12	00	Fh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	06	Fh

Instruction Format: EXT

35	24	23	12	11	0
Address	Lo	Addr	ess Hi	07	'Fh

Operation:

Flags Affected:

N clear

Z set

V clear

C clear


Е	F	Н	I	N	Z	V	C
				0	1	0	0

CLRA – Clear Accumulator A

Description

A zero is loaded into accumulator A.

Instruction Format: INH



Operation:

$$Acca = 0$$

Flags Affected:

N cleared

Z is set

V is cleared


E	F	Η	I	N	Z	V	C
				0	1	0	0

CLRB – Clear Accumulator B

Description

A zero is loaded into accumulator B.

Instruction Format: INH



Operation:

$$Accb = 0$$

Flags Affected:

N cleared

Z is set

V is cleared

E	F	Η	I	N	Z	V	C
				0	1	0	0


CLRD – Clear Accumulator **D**

Description

A zero is loaded into accumulator D.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH



Operation:

$$Accd = 0$$

Flags Affected:

N cleared

Z is set

V is cleared

E	F	Η	I	N	Z	V	C
				0	1	0	0

CLRE – Clear Accumulator E

Description

A zero is loaded into accumulator E.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Acca = 0$$

Flags Affected:

N cleared

Z is set

V is cleared

E	F	Η	I	N	Z	V	C
				0	1	0	0

CLRF – Clear Accumulator F

Description

A zero is loaded into accumulator F.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Accf = 0$$

Flags Affected:

N cleared

Z is set

V is cleared

E	F	Н	I	N	Z	V	C
				0	1	0	0


CLRW – Clear Accumulator W

Description

A zero is loaded into accumulator W.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH



Operation:

$$Accw = 0$$

Flags Affected:

N cleared

Z is set

V is cleared

Ε	F	Η	I	N	Z	V	C
				0	1	0	0

CMPA - Compare to Accumulator A

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

Instruction Format: IMM

23 12 11 0 Immed12 081h

Instruction Format: DP

23 12 11 0 Offset12 091h

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0A1h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0B1h

Flags Affected:

H the state of this bit is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared


Е	F	Н	I	N	Z	V	C
		?		1	1	\(\)	1

CMPB – Compare to Accumulator B

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

Instruction Format: IMM



Instruction Format: DP

_ 23	12	11	0
Offset	t12		1h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	.12	0E	1h

Instruction Format: EXT

35	24	23	12	11	0
Address	s Lo	Add	ress Hi	OF	71h

Flags Affected:

H the state of this bit is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Н	I	N	Z	V	C
		?		1	1	\(\)	\uparrow

CMPD – Compare to Accumulator **D**

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

Instruction Format: IMM

35	24	23	12	11	0
Immed Lo		Imm	ed Hi	18	33h

Instruction Format: DP

_ 23	12	11	0
Offset12		1	93h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	:12	1 <i>A</i>	3h

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Addı	ress Hi	1 E	33h

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
				1	1	1	1

CMPE – Compare to Accumulator E

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: IMM

_ 23	12	11	0
Immed	112	2	281h

Instruction Format: DP

_ 23	12	11	0
Offset	t12		291h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	2A	.1h

Instruction Format: EXT

35	24	23	12	11	0
Addre	ss Lo	Add	ress Hi	2E	31h

Flags Affected:

H the state of this bit is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Н	I	N	Z	V	C
		?		\$	1	1	1

CMPF – Compare to Accumulator F

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: IMM

_ 23	12	11	0
Immed	112	2C	1h

Instruction Format: DP

_ 23	12	11	0
Offset	:12	2D	1h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	x12	2E	llh

Instruction Format: EXT

_	35	24	23	12	11	0
	Address	Lo	Addı	ress Hi	2F	71h

Flags Affected:

H the state of this bit is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Н	I	N	Z	V	C
		?		1	1	1	1

CMPR – Compare Register to Register

Description

Compare two registers.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

23 20	19 16	15 12	11	0
~	r0	r1	137h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

Flags Affected:

N set equal to the most significant bit of the result

Z set if result value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of the most significant bit, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	1	1

CMPS – Compare to Stack Pointer

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

Instruction Format: IMM

35	24	23	12	11	0
Immed	l Lo	Imn	ned Hi	18	3Ch

Instruction Format: DP

23	12	11	0
Offset	t12	19	OCh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	1A	Ch

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Add	ress Hi	1B	C h

Flags Affected:

N set equal to bit 23 of the stack pointer

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Н	I	N	Z	V	C
				1	1	1	1

CMPU – Compare to User Stack Pointer

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

Instruction Format: IMM

35	24	23	12	11	0
Immed Lo		Imn	ned Hi	18	3h

Instruction Format: DP

_ 23	12	11	0
Offse	t12		193h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	1 <i>A</i>	3h

Instruction Format: EXT

35	24	23	12	11	0
Addres	ss Lo	Add	ress Hi	1 E	33h

Flags Affected:

N set equal to bit 23 of the user stack pointer

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Н	I	N	Z	V	C
				1	1	1	\leftrightarrow

CMPW – Compare to Accumulator W

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

Instruction Format: IMM

35	24	23	12	11	0
Immed	l Lo	Imn	ned Hi	08	31h

Instruction Format: DP

_ 23	12	11	0
Offse	t12	09	91h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	:12	0A	.1h

Instruction Format: EXT

_ 35	24	23	12	11	0
Addres	s Lo	Add	ress Hi	0E	31h

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Н	I	N	Z	V	C
				1	1	1	\leftrightarrow

CMPX – Compare to X Index Register

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

Instruction Format: IMM

35	24	23	12	11	0
Immed	Lo	Imm	ed Hi	08	Ch

Instruction Format: DP

23	12	11	0
Offse	t12	09	Ch

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	:12	0A	Ch

Instruction Format: EXT

35	24	23	12	11	0
Addres	ss Lo	Add	ress Hi	0B	Ch

Flags Affected:

N set equal to bit 23 of the index register

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Н	I	N	Z	V	C
				1	1	1	1

CMPY – Compare to Y Index Register

Description

This instruction performs a subtract operation and discards the result. The result status flags are updated.

Instruction Format: IMM

35	24	23	12	11	0
Immed	l Lo	Imn	ned Hi	18	3Ch

Instruction Format: DP

_ 23	12	11	0
Offse	t12	19)Ch

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	:12	1A	.Ch

Instruction Format: EXT

35	24	23	12	11	0
Addres	ss Lo	Addı	ress Hi	1B	Ch

Flags Affected:

N set equal to bit 23 of the index register

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of bit 23, otherwise cleared


Е	F	Н	I	N	Z	V	C
				1	1	1	1

COM – Complement Memory

Description

Memory is read, complemented then written.

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx12)	063	3h

Instruction Format: EXT

35	24	23	12	11	0
Ado	dress Lo	Add	lress Hi	0	73h

Operation:

Flags Affected:

N clear

Z set

V clear

C clear


E		F	Η	I	N	Z	V	C
	•				1	1	0	1

COMA – Complement Accumulator A

Description

The ones complement of accumulator A is loaded into accumulator A.

Instruction Format: INH



Operation:

Flags Affected:

N is set to bit 11 of the result

Z is set if the result is zero

V is cleared

C is set

E	F	Η	I	N	Z	V	C
				1	1	0	1

COMB – Complement Accumulator B

Description

The ones complement of accumulator B is loaded into accumulator B.

Instruction Format: INH

Operation:

$$Accb = \sim Accb$$

Flags Affected:

N is set to bit 11 of the result

Z is set if the result is zero

V is cleared

C is set

E	F	Н	I	N	Z	V	C
				1	1	0	1


COMD – Complement Accumulator D

Description

The ones complement of accumulator D is loaded into accumulator D.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH



Operation:

$$Accd = \sim Accd$$

Flags Affected:

N is set to bit 23 of the result

Z is set if the result is zero

V is cleared

C is set

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1	0	1

COME – Complement Accumulator E

Description

The ones complement of accumulator E is loaded into accumulator E.

Instruction Format: INH

Operation:

Flags Affected:

N is set to bit 11 of the result

Z is set if the result is zero

V is cleared

C is set


E	F	Η	I	N	Z	V	C
				1	1	0	1

COMF – Complement Accumulator F

Description

The ones complement of accumulator F is loaded into accumulator F.

Instruction Format: INH



Operation:

$$Accf = \sim Accf$$

Flags Affected:

N is set to bit 11 of the result

Z is set if the result is zero

V is cleared

C is set

E	F	Η	I	N	Z	V	C
				1	1	0	1

COMW – Complement Accumulator W

Description

The ones complement of accumulator W is loaded into accumulator W.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

Flags Affected:

N is set to bit 23 of the result

Z is set if the result is zero

V is cleared

C is set

E	F	Н	I	N	Z	V	C
				1	1	0	1

CWAI – Wait For Interrupt

Description

This instruction waits for an interrupt to occur and may be used to clear bits in the condition code register. The condition code register is bitwise anded with an immediate value. The E bit in the condition code register is set and the entire machine state is stored on the stack.

Instruction Format: INH

23	12	11	0
Imme	d12	03	Ch

Flags Affected:

Flags for which the immediate constant has a zero bit will be cleared, other flags will not be affected.

E	F	Н	I	N	Z	V	C

DAA – Decimal Adjust after Addition

Description

The value in accumulator A is adjusted after an addition to be consistent with a BCD number.

Instruction Format: INH

Operation:

$$Acca = 0$$

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero, otherwise cleared

V is undefined

C is set if there is a carry out from bit 11


E	F	Η	I	N	Z	V	C
				1	1	?	1

DEC – Decrement Memory

Description

Memory is read, decremented and written.

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx12	2	06.	Ah

Instruction Format: EXT

35	24	23	12	11	0
Address	s Lo	Addı	ress Hi	07	Ah

Operation:

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.


Е	F	Η	I	N	Z	V	C
				1	1	1	

DECA – Decrement Accumulator A

Description

Accumulator A is decremented by one.

Instruction Format: INH



Operation:

$$Acca = Acca - 1$$

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.


Е	F	Н	I	N	Z	V	C
				1	1	1	

DECB – Decrement Accumulator B

Description

Accumulator B is decremented by one.

Instruction Format: INH



Operation:

$$Accb = Accb - 1$$

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.

V is set if the original value was \$800

E	F	Н	I	N	Z	V	C
				1	1	1	

DECD – Decrement Accumulator D

Description

Accumulator D is decremented by one.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Accd = Accd - 1$$

Flags Affected:

N is set to the value of bit 23 of the result

Z is set if the result is zero.

E	F	Η	I	N	Z	V	C
				1	1	1	

DECE – Decrement Accumulator E

Description

Accumulator E is decremented by one.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Acce = Acce - 1$$

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.

Е	F	Η	I	N	Z	V	C
				1	1	1	

DECF – Decrement Accumulator F

Description

Accumulator F is decremented by one.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Accf = Accf - 1$$

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.

V is set if the original value was \$800

E	F	Η	I	N	Z	V	C
				1	1	1	

DECW – Decrement Accumulator W

Description

Accumulator W is decremented by one.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Accd = Accd - 1$$

Flags Affected:

N is set to the value of bit 23 of the result

Z is set if the result is zero.

Е	F	Η	I	N	Z	V	C
				1	1	1	

DIVD – Divide Accumulator D by Memory

Description

Divide 24-bit accumulator D by a 12-bit value from memory. Both values are treated as signed values. If overflow occurs and the result will not fit into 12-bits the overflow flag is set.

If the divisor is zero a divide-by-zero interrupt will occur unless the address mode is immediate for which no interrupt occurs. The divide-by-zero interrupt can be tested in the mode register using the BITMD instruction.

Clock Cycles: approximately 28

Instruction Format: IMM

23 12 11 0 Immed12 28Dh

Instruction Format: DP

23 12 11 0 Offset12 29Dh

Instruction Format: NDX

23 12 11 0
As needed Ndx12 2ADh

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 2BDh

Flags Affected:

N set equal to bit 11 of the result in accumulator B

Z set if accumulator B value is zero, otherwise cleared

V set if an overflow occurred, otherwise cleared

C set if the quotient in accumulator B is odd, otherwise cleared if even

E	F	Н	I	N	Z	V	C
				1	1	1	1

DIVQ – Divide Accumulator D by Memory

Description

Divide 48-bit accumulator Q by a 24-bit value from memory. Both values are treated as signed values. If overflow occurs and the result will not fit into 24-bits the overflow flag is set.

Clock Cycles: approximately 56

Instruction Format: IMM

35	24	23	12	11	0
Imme	ed lo	Imm	ed hi	28	Eh

Instruction Format: DP

23	12	11	0
Offse	et12	29	Eh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	2 <i>A</i>	ΣEh

Instruction Format: EXT

35	24	23	12	11	0
Address	s Lo	Add	ress Hi	2B	Eh

Flags Affected:

N set equal to bit 11 of the result in accumulator B

Z set if accumulator B value is zero, otherwise cleared

V set if an overflow occurred, otherwise cleared


C set if the quotient in accumulator B is odd, otherwise cleared if even

Е	F	Η	I	N	\mathbf{Z}	V	C
				1	1	1	1

EORA - Bitwise Exclusive 'Or' to Accumulator A

Description

Instruction Format: IMM



Instruction Format: DP

23	12	11	0
Offset1	2		098h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	0A	.8h

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Addı	ess Hi	0E	88h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

Е	F	Н	I	N	Z	V	C
				1	1	0	

EORB - Bitwise Exclusive 'Or' to Accumulator B

Description

Instruction Format: IMM

23	12	11	0
Immed12		0C	8h

Instruction Format: DP

_23	12	11	0
Offset12		0D	8h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	0E	8h

Instruction Format: EXT

35	24	23	12	11	0
Addres	Address Lo		Address Hi		F8h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

EORD – Bitwise Exclusive 'Or' to Accumulator D

Description

Instruction Format: IMM

_ 23	12	11	0
Immed12			188h

Instruction Format: DP

_ 23	12	11	0
Offset12			198h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12	2	1A	8h

Instruction Format: EXT

35	24	23	12	11	0
Address Lo		Address Hi		1 H	38h

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

Е	F	Н	I	N	Z	V	C
				1	1	0	

EORR – Bitwise Exclusive 'or' Register to Register

Description

Exclusive or register to register.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

23 20	19 16	15 12	11	0
٠	r0	r1	136h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

Flags Affected:

N set equal to the most significant bit of the result

Z set if result value is zero, otherwise cleared

V cleared

 3	F	Η	I	N	Z	V	C
				1	1	0	

EXG – Exchange Registers

Description

Exchange two registers.

Instruction Format: INH

23 20	19 16	15 12	11	0
~	r0	r1	01Eh	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	6 W		Е
7	resv	15	F


Е	F	Н	I	N	Z	V	C

INC – **Increment Memory**

Description

Memory is read, incremented and written.

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	.2	06	Ch

Instruction Format: EXT

35	24	23	12	11	0
Ado	dress Lo	Add	ress Hi	07	7Ch

Operation:

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.

E	F	Η	I	N	Z	V	C
				1	1	1	

INCA – Increment Accumulator A

Description

Accumulator A is incremented by one.

Instruction Format: INH

Operation:

$$Acca = Acca + 1$$

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.


Е	F	Η	I	N	Z	V	C
				1	1	1	

INCB – Increment Accumulator B

Description

Accumulator B is incremented by one.

Instruction Format: INH



Operation:

$$Accb = Accb + 1$$

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.

V is set if the original value was \$7FF

Е	F	Н	I	N	Z	V	C
				1	1	1	

INCD – Increment Accumulator D

Description

Accumulator D is incremented by one.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Accd = Accd + 1$$

Flags Affected:

N is set to the value of bit 23 of the result

Z is set if the result is zero.

E	F	Η	I	N	Z	V	C
				1	1	1	

INCE – Increment Accumulator E

Description

Accumulator E is incremented by one.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Acce = Acce + 1$$

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.

Е	F	Η	I	N	Z	V	C
				1	1	1	

INCF – Increment Accumulator F

Description

Accumulator F is incremented by one.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Accf = Accf + 1$$

Flags Affected:

N is set to the value of bit 11 of the result

Z is set if the result is zero.

V is set if the original value was \$7FF

E	F	Η	I	N	Z	V	C
				1	1	1	

INCW – **Increment Accumulator W**

Description

Accumulator W is incremented by one.

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Operation:

$$Accw = Accw + 1$$

Flags Affected:

N is set to the value of bit 23 of the result

Z is set if the result is zero.

Е	F	Н	I	N	Z	V	C
				1	1	1	

JMP – Unconditional Jump

Description

Load the program counter with the source operand.

Instruction Format: DP

23	3	12	11	0
	Offset	12		00Eh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	06	Eh

Instruction Format: EXT

	35	24	23	12	11	0
ĺ	Address	Lo	Addı	ress Hi	07	'Eh

Flags Affected:


E	F	Η	I	N	\mathbf{Z}	V	C

JSR -Jump to Subroutine

Description

Push the address of the next instruction on the stack, then perform a jump operation.

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	0A	Dh

Instruction Format: EXT

35	24	23	12	11	0
Addres	ss Lo	Addı	ress Hi	OE	BDh

E	F	Н	I	N	Z	V	C

LBCC – Long Branch if Carry Clear

Description

LBCC performs a PC relative branch using a 24-bit sign extended displacement if the carry flag bit is clear in the condition codes register.

Instruction Format: REL

_ 35	24	23	12	11	0
Disp l	lo	Dis	sp hi	12	24h

E	F	Η	I	N	\mathbf{Z}	V	C

LBCS – Long Branch if Carry Set


Description

LBCS performs a PC relative branch using a 24-bit sign extended displacement if the carry flag bit is set in the condition codes register.

Instruction Format: REL

_ 35	24	23	12	11	0
Disp l	0	Dis	sp hi	12	25h

Flags Affected:



LBEQ - Long Branch if Equal

Description

LBEQ performs a PC relative branch using a 24-bit sign extended displacement if the zero-flag bit is set in the condition codes register.

Instruction Format: REL

35	24	23	12	11	0
Disp	o lo	Dis	sp hi	12	27h

E	F	Η	I	N	\mathbf{Z}	V	C

LBGE - Long Branch if Greater or Equal

Description

LBGE performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit and overflow flag bit are both clear, or are both set in the condition codes register.

Instruction Format: REL

_ 35	24	23	12	11	0	
Disp lo		Dis	sp hi	12Ch		

Operation:

if
$$((cc.n = 1 \text{ and } cc.v = 1) \text{ or } (cc.n = 0 \text{ and } cc.v = 0))$$

 $PC = PC + sign \text{ extend}(disp24)$

Flags Affected:

E	F	Η	I	N	\mathbf{Z}	V	C

LBGT - Long Branch if Greater Than

Description

LBGT performs a PC relative branch using a 24-bit sign extended displacement if the negativeflag bit and overflow flag bit are both clear, or are both set and the zero-flag bit is clear in the condition codes register.

Instruction Format: REL

35	24	23	12	11	0
Disp	lo	Dis	p hi	12	Eh

Operation:

$$PC = PC + sign extend(disp24)$$

Е	F	Н	I	N	Z	V	C

LBHI – Branch if Higher

Description

LBHI performs a PC relative branch using a 24-bit sign extended displacement if the zero-flag bit and carry flag bit are both clear in the condition codes register.

Instruction Format: REL


35	24	23	12	11	0	
Disp lo		Dis	sp hi	122h		

Operation:

if
$$(cc.z = 0 \text{ and } cc.c = 0)$$

$$PC = PC + sign extend(disp24)$$

Flags Affected:



LBHS - Long Branch if Higher or Same

Description

LBHS performs a PC relative branch using a 24-bit sign extended displacement if the carry flag bit is clear in the condition codes register.

This is an alternate mnemonic for the **BCC** instruction.

Instruction Format: REL

35	24	23	12	11	0
Disp	lo	Dis	sp hi	12	24h

Operation:

if
$$(cc.c = 0)$$

$$PC = PC + sign extend(disp24)$$

E	F	Н	I	N	Z	V	C

LBLE – Branch if Less or Equal

Description

LBLE performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit and overflow flag bit are different or the zero-flag bit is set in the condition codes register.

Instruction Format: REL

35	24	23	12	11	0	
Disp lo		Dis	sp hi	12Fh		

Operation:

if
$$((cc.n <> cc.v) \text{ or } (cc.z))$$

 $PC = PC + sign \text{ extend}(disp24)$

E	F	Η	Ι	N	\mathbf{Z}	V	C

LBLO - Long Branch if Lower

Description

LBLO performs a PC relative branch using a 24-bit sign extended displacement if the carry-flag bit is set in the condition codes register.

This is an alternate mnemonic for the LBCS instruction.

Instruction Format: REL

_ 35	24	23	12	11	0
Disp lo)	Dis	sp hi	12	25h

Operation:

if (cc.c)

$$PC = PC + sign extend(disp24)$$

Flags Affected:

E	F	Н	I	N	Z	V	C

LBLS - Long Branch if Lower or the Same

Description

LBLS performs a PC relative branch using a 24-bit sign extended displacement if the carry-flag bit is set or the zero-flag bit is set in the condition codes register.

Instruction Format: REL

35	24	23	12	11	0
Disp	lo	Dis	sp hi	12	23h

Operation:

if (cc.c or cc.z)

$$PC = PC + sign extend(disp24)$$

Е	F	Η	I	N	Z	V	C

LBLT – Long Branch if Less Than

Description

LBLT performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit is not equal to the overflow-flag bit in the condition codes register.

Instruction Format: REL

_ 35	24	23	12	11	0
Disp 1	lo	Dis	sp hi	12	2Dh

Operation:

if
$$(cc.n \ll cc.v)$$

 $PC = PC + sign extend(disp24)$

E	F	Η	I	N	\mathbf{Z}	V	C

LBMI – Long Branch if Minus

Description

LBMI performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit is set in the condition codes register.


Instruction Format: REL

35	24	23	12	11	0
Disp	lo	Dis	sp hi	12	Bh

Operation:

if (cc.n)

$$PC = PC + sign extend(disp24)$$



LBNE – Long Branch if Not Equal

Description

LBEQ performs a PC relative branch using a 24-bit sign extended displacement if the zero-flag bit is clear in the condition codes register.

Instruction Format: REL

35	24	23	12	11	0
Disp 1	0	Dis	p hi	12	26h

Flags Affected:



LBPL – Long Branch if Plus

Description

LBPL performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit is clear in the condition codes register.

Instruction Format: REL

35	24	23	12	11	0
Disp	olo	Dis	sp hi	12	Ah

Operation:

if
$$(cc.n = 0)$$

$$PC = PC + sign extend(disp24)$$


E	F	Η	I	N	Z	V	C

LBRA – Long Branch Always

Description

LBRA always performs a PC relative branch using a 24-bit sign extended displacement.

Instruction Format: REL



Operation:

$$PC = PC + sign extend(disp24)$$

Flags Affected:

E	F	Η	I	N	\mathbf{Z}	V	C

LBRN – Long Branch Never

Description

LBRN never performs a PC relative branch using a 24-bit sign extended displacement. It is effectively a three-byte NOP instruction. The displacement may contain any useful value.

Instruction Format: REL

35	24	23	12	11	0
Disp	lo	Dis	sp hi	12	21h

Operation:

Е	F	Н	I	N	Z	V	C

LBSR - Long Branch To Subroutine

Description

LBSR performs a PC relative branch using a 24-bit sign extended displacement after pushing the address of the next instruction on the stack.

Instruction Format: REL

_ 35	24	23	12	11	0
Disp 1	О	Dis	sp hi	01	l7h

Operation:

Flags Affected:

E	F	Н	I	N	Z	V	C

LBVC - Long Branch if Overflow Clear

Description

LBVC performs a PC relative branch using a 24-bit sign extended displacement if the overflow flag bit is clear in the condition codes register.

Instruction Format: REL

35	24	23	12	11	0
Disp l	0	Dis	p hi	12	28h

E	F	Н	I	N	Z	V	C

LBVS – Long Branch if Overflow Set

Description

LBVS performs a PC relative branch using a 24-bit sign extended displacement if the overflow flag bit is set in the condition codes register.

Instruction Format: REL

35	24	23	12	11	0	
Disp lo		Dis	sp hi	129h		


Е	F	Η	I	N	\mathbf{Z}	V	C

LDA - Load Accumulator A

Description

The source operand is loaded into accumulator A.

Instruction Format: IMM



Instruction Format: DP

23	12	11	0
Offse	t12	09	96h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12		0A	6h

Instruction Format: EXT

	35	24	23	12	11	0
ĺ	Address	Lo	Add	ress Hi	OE	36h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared


E	F	Н	I	N	Z	V	C
				1	1	0	

LDB - Load Accumulator B

Description

The source operand is loaded into accumulator B.

Instruction Format: IMM



Instruction Format: DP

23	12	11	0
Offse	t12	0D	6h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12		0E6h	

Instruction Format: EXT

35	24	23	12	11	0
Address I	_0	Addı	ress Hi	OF	F6h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

LDD - Load Accumulator D

Description

The source operand is loaded into accumulator B.

Instruction Format: IMM

_	35	24	23	12	11	0
	Imme	d Lo	Immed Hi		0C	Ch

Instruction Format: DP

23	12	11	0
Offset	12	0De	Ch

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12		0ECh	

Instruction Format: EXT

35 2	4 23	12	11	0
Address Lo	Ad	dress Hi	0FCh	

Flags Affected:

N set equal to bit 23 of the accumulator (bit 11 of accumulator A)

Z set if accumulator value is zero, otherwise cleared


E	F	Η	I	N	Z	V	C
				1	1	0	

LDE – Load Accumulator E

Description

The source operand is loaded into accumulator E.

Instruction Format: IMM



Instruction Format: DP

23	12	11	0
Offse	t12	29	6h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12		2A	.6h

Instruction Format: EXT

	35	24	23	12	11	0
ĺ	Address	Lo	Add	ress Hi	2E	36h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared


E	F	Η	I	N	Z	V	C
				1	1	0	

LDF - Load Accumulator F

Description

The source operand is loaded into accumulator F.

Instruction Format: IMM



Instruction Format: DP

23	12	11	0
Offse	t12	2D	6h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	2E	6h

Instruction Format: EXT

35	24	23	12	11	0
Addres	ss Lo	Addr	ess Hi	2H	F6h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared


E	F	Η	I	N	Z	V	C
				1	1	0	

LDMD - Load Mode Reg

Description


This instruction loads the processor mode register. The mode register is write-only.

Instruction Format: INH



Flags Affected: none

Mode Register:



N: 1 = native mode, Acce, accf stacked during interrupts.

F: 1 = FIRQ stacks all registers, 0 = FIRQ stacks only CCR and PC

I: 1 = interrupt lines act as priority encoder, 0 = interrupt lines operate normally

LDS - Load Stack Pointer

Description

The source operand is loaded into the stack pointer.

Instruction Format: IMM

35	24	23	12	11	0
Imme	d Lo	Imm	ned Hi	10	Eh

Instruction Format: DP

23	12	11	0
Offse	t12	1D	Eh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	1E	Eh

Instruction Format: EXT

 35	24	23	12	11	0
Address	Lo	Add	ress Hi	1F	FEh

Flags Affected:

N set equal to bit 23 of the stack pointer

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

LDU – Load User Stack Pointer

Description

The source operand is loaded into the user stack pointer.

Instruction Format: IMM

35	24	23	12	11	0
Immed	d Lo	Imn	ned Hi	00	Œh

Instruction Format: DP

23	12	11	0
Offse	t12	0D	Eh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	0E	Eh

Instruction Format: EXT

_	35	24	23	12	11	0
	Address	Lo	Add	ress Hi	0F	Eh

Flags Affected:

N set equal to bit 23 of the user stack pointer

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

LDW - Load Accumulator W

Description

The source operand is loaded into accumulator W.

Instruction Format: IMM

_	35	24	23	12	11	0
	Imme	d Lo	Imm	ed Hi	18	36h

Instruction Format: DP

_ 23	12	11	0
Offset	:12	19	96h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	1A	6h

Instruction Format: EXT

35	24	23	12	11	0
Address	Lo	Add	ress Hi	1E	36h

Flags Affected:

N set equal to bit 23 of the accumulator (bit 11 of accumulator E)

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

LDX – Load X Index Register

Description

The source operand is loaded into the X index register.

Instruction Format: IMM

35	24	23	12	11	0
Imme	ed Lo	Imn	ned Hi	08	Eh

Instruction Format: DP

23	12	11	0
Offse	et12	09	Eh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	0A	Eh

Instruction Format: EXT

	35	24	23	12	11	0
ĺ	Address	Lo	Addı	ress Hi	0B	Eh

Flags Affected:

N set equal to bit 23 of the index register

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

LDY – Load Y Index Register

Description

The source operand is loaded into the Y index register.

Instruction Format: IMM

35	24	23	12	11	0
Imme	d Lo	Imn	ned Hi	18	BEh

Instruction Format: DP

23	12	11	0
Offse	et12	19	Eh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12	2	1A	Eh

Instruction Format: EXT

	35	24	23	12	11	0
ĺ	Address	Lo	Addı	ress Hi	1E	Eh

Flags Affected:

N set equal to bit 23 of the index register

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

LEAS – Load Effective Address Into S

Description

The address of the source operand is loaded into the stack pointer.

Instruction Format: NDX

	23	12	11	0
As needed	Nd	x12	03	32h

Flags Affected:

E	F	Η	I	N	\mathbf{Z}	V	C

LEAU - Load Effective Address Into U

Description

The address of the source operand is loaded into the user stack pointer.

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	03:	3h

Flags Affected:

E	F	Η	I	N	Z	V	C

LEAX - Load Effective Address Into X

Description

The address of the source operand is loaded into the stack pointer.

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12	2	()3	0h

Flags Affected:

_E	F	Н	I	N	Z	V	C
					1		

LEAY - Load Effective Address Into Y

Description

The address of the source operand is loaded into the stack pointer.

Instruction Format: NDX

_		23	12	11	0
	As needed	Nd	x12	03	1h

Flags Affected:

Е	F	Н	I	N	Z	V	C
					1		

LSL – Logical Shift Left Memory

Description

Memory is read, bits are shifted to the left by one bit, then the result is written back to memory. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

Instruction Format: DP

23	12	11	0
Offset	t12	00	8h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx12	2	068	3h

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Addı	ess Hi	07	78h

Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

V set to the exclusive or of bits 10 and 11

C set to the original value of bit 11


E	F	Н	I	N	Z	V	C
		?		1	1	1	1

LSLA – Logical Shift Left Accumulator A

Description

Bits in the accumulator A are shifted once to the left. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

Instruction Format: INH



Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

C set if there is a carry out of bit 11, otherwise cleared


Е	F	Η	I	N	Z	V	C
		?		1	1	\(\)	1

LSLB – Logical Shift Left Accumulator B

Description

Bits in the accumulator B are shifted once to the left. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

Instruction Format: INH



Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

C set if there is a carry out of bit 11, otherwise cleared


E	F	Η	I	N	Z	V	C
		?		1	1	1	1

LSLD – Logical Shift Left Accumulator D

Description

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH



Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 22 and 23

C set if there is a carry out of bit 23, otherwise cleared

E	F	Н	I	N	Z	V	C
				1	1	1	1

LSR – Logical Shift Right Memory

Description

Memory is read, bits are shifted to the right by one bit, then the result is written back to memory. A zero is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

Instruction Format: DP

23	12	11	0
Offset	12	00	04h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	:12	06	4h

Instruction Format: EXT

35	24	23	12	11	0
Addre	ess Lo	Add	ress Hi	0	74h

Operation:



Flags Affected:

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

C set to the original value of bit 0


E	F	Н	I	N	Z	V	C
				1	\(\)		1

LSRA – Logical Shift Right Accumulator A

Description

Bits in the accumulator A are shifted once to the right. A zero is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

Instruction Format: INH



Operation:



Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 0, otherwise cleared


Е	F	Η	I	N	Z	V	C
				1	1		1

LSRB – Logical Shift Right Accumulator B

Description

Bits in the accumulator B are shifted once to the right. A zero is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

Instruction Format: INH



Operation:



Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 0, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1		1

LSRD – Logical Shift Right Accumulator D

Description

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 0, otherwise cleared

Е	F	Η	I	N	Z	V	C
				1	1		‡

MUL – Multiply

Description

Accumulators A and B are multiplied, and the resulting product is placed in D. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: INH

Operation:

$$Accd = Acca * Accb$$

Flags Affected:

Z is set if the result is zero, otherwise cleared

C is set to the new value of bit 11 of accumulator B

E	F	Η	I	N	Z	V	C
					1		1

MULD – Multiply Accumulator D by Memory

Description

Multiply 24-bit accumulator D by a 24-bit value from memory. Both values are treated as signed values.

Clock Cycles: approximately 10

Instruction Format: IMM

35	24	23	12	11	0
Immed	Lo	Imm	ned Hi	28	BFh

Instruction Format: DP

23	12	11	0
Offset	:12	29	Fh

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	x12	2A	Fh

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Add	ress Hi	2E	3Fh

Flags Affected:

N set if result is negative

Z set if result value is zero, otherwise cleared


_	M	D	Ε	F	Η	I	N	Z	V	C
							1	1		

NEG – Negate Memory

Description

Memory is read, negated, then written.

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx12	2	060)h

Instruction Format: EXT

35	24	23	12	11	0
Address	Lo	Addr	ess Hi	07	'0h

Operation:

Flags Affected:

N set equal to bit 11 of memory

Z set if value is zero, otherwise cleared

V set if the original value is \$800

C cleared if the original value was zero


E	F	Н	I	N	Z	V	C
				\$	1	1	1

NEGA – Negate Accumulator A

Description

Accumulator A is negated. If the decimal mode flag bit is set in the condition code register then the operand is treated as a BCD number and the result is a BCD result. Otherwise, the operand is treated as a signed twos complement number.

Instruction Format: INH



Operation:

acca = 0-acca

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if the original value is \$800

C cleared if the original value was zero


M	D	E	F	Н	I	N	Z	V	C
						1	1	1	\$

NEGB – Negate Accumulator B

Description

Accumulator B is negated. If the decimal mode flag bit is set in the condition code register then the operand is treated as a BCD number and the result is a BCD result. Otherwise, the operand is treated as a signed twos complement number.

Instruction Format: INH



Operation:

accb = 0-accb

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if the original value is \$800

C cleared if the original value was zero

M	D	E	F	Н	I	N	Z	V	C
						1	1	1	1

NEGD – Negate Accumulator **D**

Description

Accumulator D is negated. If the decimal mode flag bit is set in the condition code register then the operand is treated as a BCD number and the result is a BCD result. Otherwise, the operand is treated as a signed twos complement number.

Instruction Format: INH

Operation:

accd = 0-accd

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if the original value is \$800000

C cleared if the original value was zero


Е	F	Η	I	N	Z	V	C
				1	1	1	1

NOP - No Operation

Description

This instruction does not perform any operation.

Instruction Format: INH



Operation:

none


Flags Affected:

E	F	Η	I	N	\mathbf{Z}	V	C

ORA - Bitwise 'Or' to Accumulator A

Description

Instruction Format: IMM



Instruction Format: DP

_ 23	12	11	0
Offset	12	09.	Ah

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	x12	0A	Ah

Instruction Format: EXT

	35	24	23	12	11	0
ĺ	Address	Lo	Addı	ess Hi	0B	Ah

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

Е	F	Н	I	N	Z	V	C
				1	1	0	

ORB – Bitwise 'Or' to Accumulator B

Description

Instruction Format: IMM

_ 23	12	11	0
Immed	112	0C	Ah

Instruction Format: DP

23	12	11	0
Offse	t12	0D.	Ah

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	.12	0E.	Ah

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Addı	ress Hi	0F	Ah

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

ORCC – Bitwise 'Or' to Condition Code Reg

Description

This instruction can be used to set bits in the condition code register. A common use is to set the interrupt mask bits.

Instruction Format: INH

23	12	11	0
Immed	112	01	Ah


Flags Affected:

	M	D	Ε	F	Η	I	N	\mathbf{Z}	V	C

ORD - Bitwise 'Or' to Accumulator D

Description

Instruction Format: IMM



Instruction Format: DP

23	12	11	0
Offset	:12	19	Ah

Instruction Format: NDX

	23	12	11	0
As needed	Nda	x12	1A	Ah

Instruction Format: EXT

35	24	23	12	11	0
Address	s Lo	Addr	ess Hi	1B	Ah

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

Е	F	Н	I	N	Z	V	C
				1	1	0	

PSHS – Push onto Stack

Description

This instruction is used to store registers to the stack.

Instruction Format: INH

23	12	11	0
Post-b	yte	03	4h

Registers are pushed from higher memory addresses to lower memory addresses in the order outlined below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
~	~	F	E	PC	U or S	Y	X	DP	В	A	CCR

Flags Affected:

Е	F	Η	Ι	N	Z	V	C

PSHU – Push onto User Stack

Description

This instruction is used to store registers to the user stack.

Instruction Format: INH

23	12	11	0
Post-l	oyte	03	6h

Registers are pushed from higher memory addresses to lower memory addresses in the order outlined below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
~	~	F	E	PC	U or S	Y	X	DP	В	A	CCR

Flags Affected:

Е	F	Η	Ι	N	Z	V	C

PULS – Pull from Stack

Description

This instruction is used to load registers from the stack.

Instruction Format: INH

23	12	11	0
Post-b	yte	03	5h

Registers are pulled from lower memory addresses to higher memory addresses as in the order outlined below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
~	~	F	Е	PC	U or S	Y	X	DP	В	Α	CCR

Flags Affected:

Е	F	Η	Ι	N	\mathbf{Z}	V	C

PULU – Pull from User Stack

Description

This instruction is used to load registers from the user stack.

Instruction Format: INH

23	12	11	0
Post-l	oyte	03	7h

Registers are pulled from lower memory addresses to higher memory addresses as in the order outlined below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
~	~	F	E	PC	U or S	Y	X	DP	В	A	CCR

Flags Affected:

Е	F	Η	Ι	N	Z	V	C

ROL – Rotate Left Memory

Description

Memory is read, bits are shifted to the left by one bit, then the result is written back to memory. The most significant bit is captured in the carry result flag. The original carry bit is shifted into the least significant memory bit.

Instruction Format: DP

23	12	11	0
Offse	t12	00	9h


Instruction Format: NDX

	23	12	11	0
As needed	Ndx	:12	06	9h

Instruction Format: EXT

 35	24	23	12	11	0
Address l	Lo	Add	lress Hi	07	79h

Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

V set to the exclusive or of bits 10 and 11

C set to the original value of bit 11


E	F	Н	I	N	Z	V	C
		?		1	\(\)	1	1

ROLA – Rotate Left Accumulator A


Description

Bits in the accumulator A are shifted once to the left. The most significant bit is shifted into the carry and carry shifted into the least significant bit.

Instruction Format: INH



Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

C set if there is a carry out of bit 11, otherwise cleared


Е	F	Η	I	N	Z	V	C
		?		1	1	1	1

ROLB – Rotate Left Accumulator B


Description

Bits in the accumulator B are shifted once to the left. The most significant bit is shifted into the carry and carry shifted into the least significant bit.

Instruction Format: INH



Operation:



Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

C set if there is a carry out of bit 11, otherwise cleared

Е	F	Η	I	N	Z	V	C
		?		1	1	1	1

ROLD – Rotate Left Accumulator D

Description

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 22 and 23

E	F	Н	I	N	Z	V	C
				1	1	1	1

ROR – Rotate Right Memory

Description

Memory is read, bits are shifted to the right by one bit, then the result is written back to memory. The least significant bit is captured in the carry result flag. The original carry bit is shifted into the most significant memory bit.

Instruction Format: DP

23	12	11	0
Offset	t12	00	6h


Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	06	6h

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Addı	ess Hi	07	76h

Operation:



Flags Affected:

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

V set to the exclusive or of bits 10 and 11

C set to the original value of bit 0


Е	F	Η	I	N	Z	V	C
				1	1	1	1

RORA – Rotate Right Accumulator A

Description

Bits in the accumulator A are shifted once to the right. The least significant bit is shifted into the carry and carry shifted into the most significant bit.

Instruction Format: INH



Operation:



Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11


E	F	Н	I	N	Z	V	C
				1	1	1	1

RORB – Rotate Right Accumulator B


Description

Bits in the accumulator B are shifted once to the right. The least significant bit is shifted into the carry and carry shifted into the most significant bit.

Instruction Format: INH



Operation:



Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11


E	F	Н	I	N	Z	V	C
				1	1	1	1

RORD – Rotate Right Accumulator D

Description

• This instruction is available only if 6309 instruction support is configured.

Instruction Format: INH



Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 22 and 23

C set if there is a carry out of bit 0, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	1	1

RTF - Return From Far Subroutine

Description

RTF returns from a far subroutine by loading the program bank and program counter from stack. Note that often the program counter may be pulled from the stack at the same time as other registers using the PULS instruction.

Instruction Format: INH

Operation:

E	F	Η	I	N	Z	V	C

RTI – Return From Interrupt

Description

RTI restores the state of the machine from the stack and is used at the end of an interrupt processing routine to return to the interrupted code.

If 6309 instruction support is enabled and the entire machine state was stacked, then the E, F registers will be restored from the stack.

Registers are restored from lower to higher memory addresses as outlined in the table below.

CCR	Lower memory address
A	
В	
E	
F	
DP	
X	
Y	
U or S	
PC Bank	higher memory address
PC	

Instruction Format: INH

11		0
	03Bh	

Operation:


E	F	Η	Ι	N	\mathbf{Z}	V	C

RTS – Return From Subroutine

Description

RTS returns from a subroutine by loading the program counter from stack. Note that often the program counter may be pulled from the stack at the same time as other registers using the PULS instruction.

Instruction Format: INH



Operation:

Е	F	Н	I	Ν	\mathbf{Z}	V	C

SBCA – Subtract with Carry from Accumulator A

Description

The source operand is subtracted from accumulator A including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

23 12 11 0 Immed12 082h

Instruction Format: DP

23 12 11 0 Offset12 092h

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0A2h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0B2h

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	Z	V	C
		1		1	1	1	1

SBCB – Subtract with Carry from Accumulator B

Description

The source operand is subtracted from accumulator B including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

23 12 11 0 Immed12 0C2h

Instruction Format: DP

23 12 11 0 Offset12 0D2h

Instruction Format: NDX

 23
 12
 11
 0

 As needed
 Ndx12
 0E2h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0F2h

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
		1		1	1	1	1

SBCD – Subtract with Carry from Accumulator D

Description

The source operand is subtracted from accumulator D including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

*This instruction is available only if 6309 instruction supported is configured.

Instruction Format: IMM

35	24	23	12	11	0
Immed	Lo	Imn	ned Hi	13	82h

Instruction Format: DP

23	12	11	0
Offse	t12	19	92h

Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	1 <i>A</i>	A2h

Instruction Format: EXT

35	24	23	12	11	0
Addre	ss Lo	Add	ress Hi	1E	32h

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Н	I	N	Z	V	C
				1	1	1	1

SEX – Sign Extend

Description

Sign-extend the value from accumulator B into accumulator A.

Instruction Format: INH

11 0 01Dh

Operation:

Flags Affected:

N set equal to bit 11 of the accumulator B


Z set if accumulator value is zero, otherwise cleared

Е	F	Η	I	N	Z	V	C
				1			

STA – Store Accumulator A

Description

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	0A	.7h

Instruction Format: EXT

35	24	23	12	11	0
Addres	ss Lo	Add	ress Hi	0E	37h

Flags Affected:

N set equal to bit 11 of the accumulator


Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1	0	

STB - Store Accumulator B

Description

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx12)	0E7	7h

Instruction Format: EXT

35	24	23	12	11	0
Addres	ss Lo	Add	ress Hi	OF	7h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared


V always cleared

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1	0	

STD - Store Accumulator D

Description


Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndz	x12	0E	Dh

Instruction Format: EXT



Flags Affected:

N set equal to bit 23 of the accumulator


Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

STS – Store Stack Pointer

Description

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx	12	1E	Fh

Instruction Format: EXT

35	24	23	12	11	0
Addres	ss Lo	Add	ress Hi	1 H	Fh

Flags Affected:

N set equal to bit 23 of the stack pointer

Z set if accumulator value is zero, otherwise cleared


V always cleared

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1	0	

STU - Store User Stack Pointer

Description

Instruction Format: DP



Instruction Format: NDX

	23 1	12	11	0
As needed	Ndx12		0EFh	

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Addr	ess Hi	OH	FFh

Flags Affected:

N set equal to bit 23 of the stack pointer


Z set if accumulator value is zero, otherwise cleared

Е	F	Η	I	N	Z	V	C
				1	1	0	

STX – Store X Register

Description

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx12	,	0A	Fh

Instruction Format: EXT

35	24	23	12	11	0
Addre	ss Lo	Addı	ess Hi	0E	BFh

Flags Affected:

N set equal to bit 23 of the X register

Z set if accumulator value is zero, otherwise cleared


V always cleared

E	F	Η	I	N	\mathbf{Z}	V	C
				1	1	0	

STY – Store Y Register

Description

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx	x12	1A	Fh

Instruction Format: EXT

35	24	23	12	11	0
Addres	s Lo	Addr	ess Hi	1 E	3Fh

Flags Affected:

N set equal to bit 23 of the Y register

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

SUBA - Subtract from Accumulator A

Description

The source operand is subtracted from accumulator A. Carry is not included in the subtraction but is still generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

23 12 11 0 Immed12 080h

Instruction Format: DP

23 12 11 0 Offset12 090h

Instruction Format: NDX

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0B0h

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	Z	V	C
		1		1	1	1	1

SUBB - Subtract from Accumulator B

Description

The source operand is subtracted from accumulator B. Carry is not included in the subtraction but is still generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

23 12 11 0 Immed12 0C0h

Instruction Format: DP

23 12 11 0 Offset12 0D0h

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0E0h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0F0h

Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
		1		1	1	1	1

SUBD - Subtract from Accumulator D

Description

The source operand is subtracted from accumulator D. Carry is not included in the subtraction but is still generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

Instruction Format: IMM

35 24 23 12 11 0 Immed24 083h

Instruction Format: DP

23 12 11 0 Offset12 093h

Instruction Format: NDX

23 12 11 0
As needed Ndx12 0A3h

Instruction Format: EXT

35 24 23 12 11 0 Address Lo Address Hi 0B3h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
				1	1	1	\$

SWI – **Software Interrupt**

Description


SWI stores the entire state of the machine onto the stack then vectors to the SWI processing routine. Interrupts are masked by the SWI instruction.

If 6309 instruction support is enabled and the entire machine state was stacked, then the E, F registers will be restored from the stack.

Registers are restored from lower to higher memory addresses as outlined in the table below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC Bank	higher memory address
PC	

Instruction Format: INH



Operation:

Е	F	Η	I	N	Z	V	C
	1		1				

SWI2 – Software Interrupt

Description

SWI stores the entire state of the machine onto the stack then vectors to the SWI2 processing routine.

If 6309 instruction support is enabled and the entire machine state was stacked, then the E, F registers will be restored from the stack.

Registers are restored from lower to higher memory addresses as outlined in the table below.

CCR	Lower memory address
A	
В	
E	
F	
DP	
X	
Y	
U or S	
PC Bank	higher memory address
PC	

Instruction Format: INH

11		0
	13Fh	

Operation:

E	F	Η	Ι	N	\mathbf{Z}	V	C

SWI3 – Software Interrupt

Description

SWI stores the entire state of the machine onto the stack then vectors to the SWI3 processing routine.

If 6309 instruction support is enabled and the entire machine state was stacked, then the E, F registers will be restored from the stack.

Registers are restored from lower to higher memory addresses as outlined in the table below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC Bank	higher memory address
PC	

Instruction Format: INH

Operation:


E	F	Η	I	N	\mathbf{Z}	V	C

SYNC – Halt and Wait for Interrupt

Description

SYNC activates the address and data bus tristate controls while waiting for an interrupt.

Instruction Format: INH



Operation:

E	F	Η	I	N	\mathbf{Z}	V	C

TFR – Transfer Registers

Description

Transfer register to register.

If a 24-bit register is transferred to a twelve-bit one the twelve-bit register is set to the lower order 12-bits of the 24-bit register.

If accumulator A or B is transferred to a 24-bit register, the most significant 12-bits of the destination are set to \$FFF, while the low order byte of the destination is set to the value of the accumulator register.

For other twelve-bit registers (CC or DP) the twelve-bit register value is copied to both the upper and lower bytes of the 24-bit register.

Transfers involving the PC use only the two low order bytes of the PC.

Transfer Type	Register	
24 to 12	Any	Low order 12-bits from source copied to destination
12 to 24	A, B, E, or F	Lower order 12-bits set to accumulator, high order bits set to \$FFF
12 to 24	CCR, DP	Source copied to both high and low order bytes of destination.

Instruction Format: INH

23 20	19 16	15 12	11	0
~	r0	r1	01Fh	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

Flags Affected:

No flags are affected unless the transfer is into the CCR register.


Е	F	Η	I	N	\mathbf{Z}	V	C

TST – Test Memory

Description

Memory is tested against the value zero.

Instruction Format: DP



Instruction Format: NDX

	23	12	11	0
As needed	Ndx1	2	06	Dh

Instruction Format: EXT

35	24	23	12	11	0
Address	Lo	Addı	ress Hi	07	Dh

Operation:

Flags Affected:

N set equal to bit 11 of memory

Z set if value is zero, otherwise cleared


E	F	Η	I	N	Z	V	C
				1	1	0	

TSTA – Test Accumulator A

Description

Accumulator A is tested against the value zero.

Instruction Format: INH



Operation:

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

TSTB - Test Accumulator B

Description

Accumulator B is tested against the value zero.

Instruction Format: INH

Operation:

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

TSTD – Test Accumulator D

Description

Accumulator D is tested against the value zero.

*This instruction is available only if 6309 instruction supported is configured.

Instruction Format: INH

Operation:

$$accd = -accd$$

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

TSTE – Test Accumulator E

Description

Accumulator E is tested against the value zero.

*This instruction is available only if 6309 instruction supported is configured.

Instruction Format: INH

Operation:

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V cleared

E	F	Η	I	N	Z	V	C
				1	1	0	

TSTF - Test Accumulator F

Description

Accumulator F is tested against the value zero.

*This instruction is available only if 6309 instruction supported is configured.

Instruction Format: INH

Operation:

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

Е	F	Η	I	N	Z	V	C
				1	1	0	

TSTW – Test Accumulator W

Description

Accumulator W is tested against the value zero.

*This instruction is available only if 6309 instruction supported is configured.

Instruction Format: INH

Operation:

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				1	1	0	