

NVIDIA Jetson TX1

Abstract

This document contains recommendations and guidelines for Engineers to follow to create a product that is optimized to achieve the best performance from the common interfaces supported by the NVIDIA® Jetson TX1.

This document provides detailed information on the capabilities of the hardware module, which may differ from supported configurations by provided software. Refer to software release documentation for information on supported capabilities.



Document Change History

Date	Description
NOV, 2015	Release
JAN, 2016	Section 2.1: Overview
	- Updated table to correct sharing between USB 3.0 & PCIe.
	- Removed redundant mention of PCIe WAKE
	Section 3.0: Jetson TX1 Pin Descriptions
	- Highlighted VDD_RTC (A50) in red to indicate power rail
	Section 4.0: Power
	- Added caution that Jetson TX1 is not hot-pluggable
	- Corrected Jetson TX1 pin # swap for RESET_IN# & RESET_OUT#
	Section 4.1: Jetson TX1 Power & Control
	- Updated VIN_PWR_BAD# usage description in table
	Section 4.3: Power Sequence
	- Added earlier timeslot for VDD_IN & shifted other timings over one slot.
	- Show POWER_BTN# as low then indeterminate before VIN_PWR_BAD# goes inactive.
	- Power Discharge figure: Updated components/values/tolerances to match latest reference design.
	Section 6.0: USB, PCIe & SATA
	 Corrected Jetson TX1 module pin name for Lane 1 to PEX_RFU in USB 3.0, PCIe, & SATA lane mapping table Swapped to have Jetson TX1 names in first row & Tegra X1 Lanes below
	- Added note that x4/x2 lane interfaces can be used instead as single x2 or x1 interfaces
	- Added forward compatible USB 3.0, PCIe & SATA lane mapping table & Moved notes below both mapping tables.
	Section 6.1: USB
	- Updated figure to show 100ohm series resistor on USB_VBUS_EN[1:0] between EN & OC
	- Updated USB 3.0 Routing Requirements
	Tightened intra-pair skew & intra-pair matching between subsequent discontinuities requirements
	Added location requirement for AC cap
	o Removed requirements for number of vias & signal to reference
	 Added ESD layout recommendations (Removed separate ESD & CMC tables)
	Added additional Serpentine parameters/details
	 Removed separate ESD & CMC requirements tables as these are included in main table.
	Section 6.2: Gigabit Ethernet
	- Added example connections for Magnetics & RJ45 connector.
	Section 6.3: PCIe
	- Updated routing requirements
	 Reorganized requirements into different groups & combined main & additional requirement tables Removed Connector Breakout area requirement
	o Tightened intra-pair skew & intra-pair matching between subsequent discontinuities requirements
	Updated requirement for location of AC cap
	Section 6.4: SATA
	- Added discharge circuitry to connections figure for VDD 5V0 IO SLP & VDD 12V SLP rails
	- Added note to ensure customers not only meet routing requirements, but do not use different UPHY settings
	- Reorganized requirements into different groups & added Serpentine rules
	- Tightened intra-pair skew & intra-pair matching between subsequent discontinuities requirements
	Section 7.3: HDMI/DP
	- Corrected swapped pin assignments for DP1_TX[3:0]+/- (Separated +/- into different rows for clarity)
	Section 9.0: SDIO/SDCARD/EMMC
	- Updated in Interface Mapping table to change the way SDMMC2 & SDMMC4 on-module usage is indicated
	- Updated note under Connections table to match what is done on latest carrier board
	Section 10.0: Audio
	- Updated Interface Mapping table to Add Tegra X1 functions & changed the way the on-module I2S is described
	- Corrected pin names for Reset & Interrupt in connections table
	Section 12.1: I2C
	- Corrected pin # swap (+ & -) for DPO_AUX_CH & DP1_AUX_CH in figure
	Section 12.3: UART
	- Corrected pin # for UART1_RX in figure
	Section 12.5: Strapping Pins Undated figure to show all Togra strapping pin connections 8, which are brought out on letcon TV1
	- Updated figure to show all Tegra strapping pin connections & which are brought out on Jetson TX1
	 Updated table to include all Tegra strapping pins Added notes with restrictions for using any of the Tegra strap pins that are brought out on Jetson TX1 in a design
	Section 13: Pads
	- Added note related to possible glitches on GPIOs used as output when associated power rail enabled
	Added note related to possible Bitteries on Orios used as output when associated hower rall eliabled



A .	
Date	Description
MAR, 2016	Section 3.0: Jetson TX1 Pin Descriptions
	- Added optional USB options on SATA & PEX1 pins.
	- Corrected USB controller option for USB_SS1 & changed PCIe to indicate controller lane
	Section 4.0: Power
	- Updated caution related to no hot-plug support to include recommended minimum time after power-off before
	installing/removing module
	- Updated "Power Block Diagram" & "Power & Power Control" table to include CHARGER_PRSNT# which is optionally
	used for Auto-Power-On support. Section 4.1: Jetson TX1 Power & Control
	- Updated usage for POWER_BTN# & SLEEP# to remove mention of driver on carrier board
	Section 4.2: Supply Allocation
	- Corrected Usage for VDD 5V0 SYS & VDD 3V3 SYS to indicate supplies for Jetson TX1, not carrier board
	- Updated VDD_RTC voltage to include Var (variable)
	Section 4.4: Power Discharge
	- Moved power discharge for VDD_12V_SLP & VDD_5V0_IO_SLP from SATA section to Power Discharge figure
	Section 4.4.4: Power & Voltage Monitoring
	- Updated resistor values on VDD_IN & VDD_1V8 inputs to voltage monitor & added note with threshold.
	Section 4.7: Optional Auto-Power-On Support
	- Added new section describing optional circuit options for auto-power-on
	Section 6.0: USB, PCIE & SATA
	- Changed heading to PCIe
	- Added intro paragraph explaining what tables show - Changed from Use Cases to Configs in mapping tables
	- Removed incorrect note references in Forward Compatible table
	- Updated configurations in note 1 to match updated Config #s in table Forward Compatible table
	Section 6.3: PCIe
	- Corrected swap between lanes 2 & 3 for x4 configuration in connection table
	Section 6.4: SATA
	- Removed VDD_5V0_IO_SLP & VDD_12V_SLP discharge circuitry (moved to power discharge section)
	- Removed gating used to create VDD_5V0_IO_SLP
	- Added max # through-hole vias & GND via placement requirements
	Section 9.1: SD Card
	- Corrected Tegra data order to match Jetson TX1 order in figure.
	- Removed pull-down on SDCARD_CLK on Jetson TX1
	Section 10.0: Audio - Added I2S3 to connection figure
	- Removed beads from clocks in figure & connection table to match Jetson TX1 design
	Section 12.4: Debug
	- Updated figure & moved before JTAG & new Debug UART sections.
	- Level shifter shown on UART along with note requiring pull-ups on inputs (also in Design Checklist)
	- RST pin of JTAG shown driving to Jetson TX1 for system reset
	- Optional pull-ups on UART TXD/RTS lines shown for RAM Code strapping along with note
	- Added Debug UART section with connection table
	Section 12.5: Strapping
	- Added note below Strapping Breakdown table describing eMMC boot mechanism
	Section 16.0: Design Checklist
	 Updated Jetson TX1 Signal Terminations section Added I2C_CAM_CLK/DAT, SPI2_MOSI/MISO/CLK rows
	o Changed parallel termination for SPI2_CS[1:0] to external 100kohm pull-ups
	Changed value of pull-down on JTAG_GP0
	- Updated Carrier Board Signal Terminations section
	 Added parallel terminations & resistor in series terminations for DP[1:0] in DP[1:0] for DP/eDP section
	 Added resistor in series terminations for HDMI_HPD in DP1 for HDMI section
	- Updated Carrier Board Supplies section
1	Corrected enable for VDD_5V0_IO_SLP
	o Corrected GPIO Expander device reference numbers
1	Corrected GPIO Expander used for AVDD_CAM enable Corrected hall names for RX pins in PCIe section in Linuxed Special Function Interface Pins table.
	 Corrected ball names for RX pins in PCle section in Unused Special Function Interface Pins table Corrected pin names for SDCARD_WP, DP[1:0]_TX, GPIO4_CAM_STROBE, GPIO3_CAM1_RST#
1	- Corrected I2S to include I2S3 in Audio section
	- Reworded check item in Strapping section
<u> </u>	2



Date	Description
APR, 2016	Section 6.3: PCle
	- Updated connections figure to remove PEX2_CLKREQ#/RST#/REFCLK mention
	Section 15.0: Mechanical
	- Updated part numbers for 400-pin connector to be used on carrier board Section 16.0: Design Checklist
	- Updated System Control Terminations to show RESET_OUT#, not RESET_IN# with the external PU
	- Updated Carrier Board terminations DP[1:0] for eDP/DP section
	Added PU/PD on DP0_AUX_CH pins for DP
	Updated series resistor value on DP[1:0]_HPD
	- Added Carrier Board SD Card terminations section
	 Updated RESET_OUT# connection in Power Control section Updated Strapping section to include cautions when using pins that are Tegra X1 strapping pins
	- Added Ethernet section to Unused Special Function IF pins section
MAY, 2016	Section 2.1: Overview
10,717, 2010	- Updated notes under Connector Pin Out Matrix to add category for Jetson TX1 only pins
	Note: Jetson TX1 Pin Description section moved to Appendix. Section numbering after Section 2 are affected.
	Section 3.0: Power
	- Updated SLEEP# description to indicate it is used for Volume Down on carrier board by default.
	- Updated Power Block Diagram
	 Changed RESET_OUT# to show it as bidirectional Added connection from POWER_BTN to PMIC & added diode between module pin & Tegra
	- Jetson TX1 Power & Power Control table
	RESET_IN#: Updated description to clarify its usage
	RESET_OUT#: Updated description & Direction to clarify its usage
	POWER_BTN#: Updated to show the module pin connects to the PMIC with an internal PU to VDD_5V0_SYS Added to see a series (Addis Review Council to).
	- Added new section (Main Power Sources/Supplies) Miscellaneous Interface sections
	- Added test point recommendations for USB, PCIe, SATA, Ehernet, DSI, eDP/DP/HDMI, CSI, SDCARD/SDIO & SPI Section 5.0: USB, PCIe & SATA
	- Main Lane Mapping Table: Added row for default usage on carrier board
	- Forward Compatible Lane Mapping Table
	 Changed supported mappings due to changes in definition of next generation module.
	o Replaced PCIe & USB controllers with generic versions (can be different depending on which module is used)
	 Changed configurations to be A/B/C/D to differ from configs for Jetson TX1 Moved notes to be under main mapping table & added note under Forward compatible table pointing to relevant
	notes under other table
	Section 5.4: Gigabit Ethernet
	- Moved section after USB/PCIe/SATA section
	Section 11.4.3: Boundary Scan Test Mode - Added arrow pointing away from module for RESET IN#
	- Updated values of pull-ups on module for RESET_OUT# & RESET_IN#
	Section 15.0: Design Checklist
	- Jetson TX1 Signal Terminations (System Control): Updated POWER_BTN# to mention connection to PMIC w/internal
	PU to VDD_5V0_SYS
1	- Power Control: Updated RESET_IN# to clarify usage
	- Power Control: Updated SLEEP# desc. to indicate it is used for Volume Down on carrier board by default. Section 20: Appendix E: Jetson TX1 Pin Desc.
	- RESET_OUT#: Updated description & Direction to clarify its usage
	- RESET_IN#: Updated description & Direction to clarify its usage
	- POWER_BTN#: Updated to show the module pin connects to the PMIC which has an internal PU to VDD_5V0_SYS
	- Highlighted SDIO pins in Cyan & added legend indicating this IF may not be available on future modules
	- Corrected Tegra X1 Camera MCLK[2:1], CAM1_PWDN, BUTTON_SLIDE_SW & UART3_RTS/CTS pin names
JUL, 2016	Section 2.1 (Overview)
	- Updated I2C & UART IF count
	Section 6.1: MIPI DSI - Removed non-existent LCD_RST pin from Connections table.
	Section 6.2: eDP, 6.3: HDMI / DP & Chapter 20: Appendix E: Jetson TX1 Pin Desc.
	- Added Open-drain option for DPO_AUX_CH+/- pins in Pin Descriptions tables.
1	Section 9.0 (Audio)
1	- Updated Usage/Desc name to use I2S consistently & Left/Right Clock instead of Frame Select
	- Corrected I2S port# to be consistent with Jetson TX1 pin name
	Section 10.0: Wi-Fi/BT (Integrated)
	o Added Dipole for type



Date	Description					
	Added Peak Antenna Gain & Antenna Cable loss requiements					
	 Added notes with Mfgr & Part #s for Antenna & Cable used in Jetson TX1 Developer Kit 					
	Added note referring to "Jetson TX1 OEM Wireless Compliance Guide"					
	Section 11.1 (I2C)					
	- Added DPx_AUX_CH pins to Pin Description table					
	- Updated descriptions for DPx_AUX_CH in On-Jetson TX1 Pull-up/voltage column in IF mapping table					
	Section 11.3 (UART)					
	 Corrected several entries in Usage/Desc column & added direction for UARTO_RTS# 					
	Section 15 (Design Checklist)					
	- Updated Carrier Board Signal Terminations to remove location of series caps - info found in routing guidelines.					
	Section 20 (Appendix E: Jetson TX1 Pin Descriptions)					
	- Updated table to match changes above to specific IF sections of Pin Description table.					



Table of Contents

1.0 INTRODUCTION	8
1.1 References	8
1.2 Abbreviations and Definitions	8
2.0 JETSON TX1	9
2.1 Overview	9
3.0 POWER	11
3.1 Jetson TX1 Power & Control	12
3.2 Supply Allocation	
3.3 Main Power Sources/Supplies	13
3.4 Power Sequencing	
3.5 Power Discharge	
3.6 Power & Voltage Monitoring	
3.7 Deep Sleep Wake Considerations	
·	
4.0 GENERAL ROUTING GUIDELINES	
5.0 USB, PCIE & SATA	
5.1 USB	
5.2 PEX (PCIe)	
5.3 SATA	
· ·	
6.0 DISPLAY	
6.1 MIPI DSI	
6.2 eDP	
7.0 MIPI CSI (VIDEO INPUT)	
,	
8.0 SDIO/SDCARD/EMMC	
8.1 SD Card	
9.0 AUDIO	49
10.0 WI-FI / BT (INTEGRATED)	51
11.0 MISCELLANEOUS INTERFACES	52
11.1 I2C	52
11.2 SPI	54
11.3 UART	
11.4 Debug & Test	
11.5 Strapping Pins	
12.0 PADS	60
12.1 Pad Drive Strength	
12.2 Pad DC Characteristics	
13.0 UNUSED INTERFACE TERMINATIONS	61
13.1 Unused MPIO (Multi-purpose Standard CMOS Pad) Interfaces	
13.2 Unused Special Function Interfaces	61
14 0 MECHANICAL	62



DVIDIA

15.0 DESIGN CHECKLIST	63
16.0 APPENDIX A: GENERAL LAYOUT GUIDELINES	70
16.1 Overview	70
16.2 Via Guidelines	70
16.3 Connecting Vias	71
16.4 Trace Guidelines	71
17.0 APPENDIX B: STACK-UPS	73
17.1 Reference Design Stack-Ups	73
18.0 APPENDIX C: TRANSMISSION LINE PRIMER	
18.1 Background	74
18.2 Physical Transmission Line Types	74
18.3 Driver Characteristics	75
18.4 Receiver Characteristics	75
18.5 Transmission Lines & Reference Planes	75
19.0 APPENDIX D: DESIGN GUIDELINE GLOSSARY	78
20.0 APPENDIX E: JETSON TX1 PIN DESCRIPTIONS	79



1.0 INTRODUCTION

1.1 References

Refer to the documents or models listed in Table 1 for more information. Use the latest revision of all documents at all times.

Table 1. List of Related Documents

Document	
Jetson TX1 Data Sheet	
Jetson TX1 PinMux	

1.2 Abbreviations and Definitions

Table 2 lists abbreviations that may be used throughout this document and their definitions.

Table 2. Abbreviations and Definitions

Abbreviation	Definition
BT	Bluetooth
CEC	Consumer Electronic Control
DP	Display Port
DTV	Digital Television
eDP	Embedded Display Port
eMMC	Embedded MMC
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
HDMI	High Definition Multimedia Interface
I2C	Inter IC
12S	Inter IC Sound Interface
LCD	Liquid Crystal Display
LDO	Low Dropout (voltage regulator)
LPDDR4	Low Power Double Data Rate DRAM, Fourth-generation
PCIe (PEX)	Peripheral Component Interconnect Express interface
PCM	Pulse Code Modulation
PHY	Physical Interface (i.e. USB PHY)
PMC	Power Management Controller
PMU	Power Management Unit
RF	Radio Frequency
RTC	Real Time Clock
SATA	Serial "AT" Attachment interface
SDIO	Secure Digital I/O Interface
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver-Transmitter
USB	Universal Serial Bus
Wi-Fi (WLAN)	Wireless Local Area Network



2.0 JETSON TX1

Overview 2.1

The Jetson TX1 resides at the center of the embedded system solution and includes:

Power (PMIC/Regulators, etc.)

Gigabit Ethernet Controller

DRAM (LPDDR4)

Power Monitor

eMMC

Thermal Sensor

Connects to 802.11ac Wi-Fi and Bluetooth enabled devices

In addition, a wide range of interfaces are available at the main connector for use on the carrier board as shown below.

Table 3. Jetson TX1 Interfaces

Category	Function		Category	Function	
USB	USB 2.0 Interface [x3]		SD Card	SD Card Interface	
ОЗВ	USB 3.0 (up to x3 – two shared w/PCle or SATA)		LAN	Gigabit Ethernet	
	Control [x2]		I2C	6x	
PCle	Wake (shared)		UART	3x	
	PCIe (1x1 + 1x1/2/4, shared w/USB 3.0)		SPI	3x	
Camera	CSI (6 x2 or 3 x4)		SATA	SATA	
Calliera	Control, Clock		Wi-Fi/BT/Modem	SDIO/PEX/UART/I2S	
	eDP/DP Interface	wi-ri/bi/iviodem		Control/handshake	
Display	HDMI/DP Interface (w/CEC)		Touch	Touch Clock, Interrupt & Reset	
Display	DSI (2, x4)		Sensor	Control & Interrupt	
	Display/Backlight Control		Fan	FAN PWM & Tach Input	
Audio	I2S Interface (x4)		Debug	JTAG, UART	
Audio	Control & Clock		System	Power Control, Reset, alerts	
			Power	Main Input	

Figure 1. Jetson TX1 Block Diagram






Table 4. Jetson TX1 Connector (8x50) Pin Out Matrix

	Α	В	С	D	E	l F	G	Н
	VDD IN	VDD IN	VDD IN	RSVD	FORCE RECOV#	AUDIO MCLK	I2SO SDIN	I2SO LRCLK
2	VDD IN	VDD IN	VDD IN	RSVD	SLEEP#	GPIO19 AUD RST	I2SO CLK	I2SO SDOUT
3	GND	GND	GND	RSVD	SPIO CLK	SPI0 CSO#	GND	GPIO20 AUD INT
		GND	GND	RSVD	SPI0 MISO	SPI0 MOSI	RSVD	RSVD
	RSVD	RSVD	RSVD	RSVD	I2S3 SDIN	I2S3 LRCLK	I2S2 CLK	I2S2 LRCLK
	I2C PM CLK	I2C PM DAT	I2C CAM CLK	I2C CAM DAT	I2S3 CLK	I2S3 SDOUT	I2S2 SDIN	I2S2 SDOUT
	CHARGING#	CARRIER STBY#	BATLOW#	GPIO5_CAM_FLASH_EN	RSVD	GPIO1 CAM1 PWR#	GPIO4_CAM_STROBE	GPIO3 CAM1 RST#
		VIN PWR BAD#	RSVD	RSVD	RSVD	CAM1 MCLK	GPIO0_CAM0_PWR#	GPIO2 CAM0 RST#
	GPIO15_AP2MDM_READY	GPIO17 MDM2AP READY	RSVD	UART1 TX	UART1 RTS#	CAM0 MCLK	UART3 CTS#	UART3 RX
		GPIO18_MDM_COLDBOOT	RSVD	UART1_RX	UART1 CTS#	GND	UART3 RTS#	UART3 TX
		JTAG TCK	RSVD	RSVD	RSVD	RSVD	UARTO RTS#	UARTO CTS#
	JTAG TMS	JTAG TDI	RSVD	RSVD	RSVD	RSVD	UARTO RX	UARTO TX
_	JTAG TDO	JTAG_GP0	RSVD	I2S1_LRCLK	SPI1 CS1#	SPI1 MOSI	SPI1_CLK	GPIO8_ALS_PROX_INT
_	JTAG RTCK	GND	I2S1 SDIN	I2S1 SDOUT	SPI1 CSO#	SPI1 MISO	GPIO9 MOTION INT	SPI2 CLK
	UART2 CTS#	UART2 RX	I2S1 CLK	I2C GPO DAT	I2C GPO CLK	GND	SPI2 MOSI	SPI2 MISO
	UART2 RTS#	UART2 TX	FAN PWM	RSVD	RSVD	SPI2 CS1#	SPI2_CS0#	SDCARD PWR EN
	_	FAN TACH	RSVD	RSVD	RSVD	SDCARD CD#	GND	SDCARD D1
		RSVD	RSVD	RSVD	RSVD	SDCARD D3	SDCARD CLK	SDCARD DO
	RSVD		RSVD	RSVD	GND	SDCARD D2	SDCARD CMD	GND
	I2C GP1 DAT		RSVD	GND	CSI5 D1-	SDCARD WP	GND	CSI4 D1-
	I2C GP1 CLK	GPIO12 BT EN	GND	CSI5 CLK-	CSI5 D1+	GND	CSI4 CLK-	CSI4 D1+
	GPIO EXP1 INT	GPIO13_BT_WAKE_AP	CSI5 D0-	CSI5 CLK+	GND	CSI4 D0-	CSI4 CLK+	GND
	GPIO EXPO INT		CSI5 D0+	GND	CSI3 D1-	CSI4 D0+	GND	CSI2 D1-
_		TOUCH CLK	GND	CSI3 CLK-	CSI3 D1+	GND	CSI2 CLK-	CSI2 D1+
	LCD TE	GPIO6 TOUCH INT	CSI3 D0-	CSI3 CLK+	GND	CSI2 D0-	CSI2 CLK+	GND
	RSVD	LCD VDD EN	CSI3_D0+	GND	CSI1 D1-	CSI2_D0+	GND	CSIO D1-
	RSVD	LCD0 BKLT PWM	GND	CSI1 CLK-	CSI1 D1+	GND	CSIO CLK-	CSIO D1+
	GND	LCD BKLT EN	CSI1 D0-	CSI1 CLK+	GND	CSIO DO-	CSIO CLK+	GND
		SDIO CMD	CSI1 D0+	GND	DSI3 D1+	CSIO DO+	GND	DSI2 D1+
	SDIO D3	SDIO CLK	GND	RSVD	DSI3 D1-	GND	DSI2 CLK+	DSI2 D1-
	_	GND	DSI3 D0+	RSVD	GND	DSI2 D0+	DSI2_CLK-	GND
_	SDIO D1	SDIO DO	DSI3_D0-	GND	DSI1 D1+	DSI2_D0-	GND	DSIO D1+
	_	HDMI CEC	GND	RSVD	DSI1 D1-	GND	DSIO CLK+	DSIO D1-
	_	DP0_AUX_CH-	DSI1 D0+	RSVD	GND	DSI0 D0+	DSIO CLK-	GND
	DP1 AUX CH+	DPO AUX CH+	DSI1_D0-	GND	DP1 TX3-	DSIO DO-	GND	DPO TX3-
		DPO HPD	GND	DP1_TX2-	DP1_TX3+	GND	DPO TX2-	DPO TX3+
	GND	USBO VBUS DET	DP1 TX1-	DP1 TX2+	GND	DP0 TX1-	DP0 TX2+	GND
	USB1 D+	GND	DP1 TX1+	GND	DP1 TX0-	DPO TX1+	GND	DPO TXO-
	USB1 D-	USB0 D+	GND	PEX RFU TX+	DP1_TX0+	GND	PEX RFU RX+	DP0 TX0+
	GND	USB0 D-	PEX2_TX+	PEX_RFU_TX-	GND	PEX2 RX+	PEX_RFU_RX-	GND
	RSVD	GND	PEX2_TX-	GND	PEX1 TX+	PEX2 RX-	GND	PEX1 RX+
	RSVD	USB2 D+	GND	USB SS1 TX+	PEX1_TX-	GND	USB SS1 RX+	PEX1_RX-
_		USB2 D-	USB SS0 TX+	USB SS1 TX-	GND	USB SSO RX+	USB SS1 RX-	GND
_		GND	USB_SSO_TX-	GND	PEXO TX+	USB SSO RX-	GND	PEXO RX+
		PEX1_REFCLK+	GND	SATA_TX+	PEXO_TX-	GND	SATA RX+	PEXO_RX-
_	RESET_OUT#		RSVD	SATA_TX-	GND	GBE LINK1000#	SATA_RX-	GND
	_	GND	PEX1_CLKREQ#	RSVD	GBE LINK ACT#	GBE MDI1+	GND	GBE MDI3+
_	_	RSVD	PEXO CLKREQ#	PEX_WAKE#	GBE MDI0+	GBE MDI1-	GBE_MDI2+	GBE MDI3-
_		RSVD	PEXO_CERREQ#	RSVD	GBE_MDI0-	GND	GBE_MDI2-	GND
		POWER_BTN#	RSVD	RSVD	PEX1_RST#	GBE_LINK100#	GND	RSVD

Legend	Ground	Power	May not be available on	Reserved	Unassigned on carrier
Ū			future modules		coard

Notes: - RSVD (Reserved) pins on Jetson TX1 must be left unconnected.

- Signals starting with "GPIO_" are standard GPIOs that have been assigned recommended usages. If the assigned usage is required in a design it is recommended the matching GPIO be used. If the assigned usage is not required, the pins may be used as GPIOs for other purposes.



3.0 POWER


Caution

Jetson TX1 is not hot-pluggable. Before installing or removing the module, the main power supply (to VDD_IN pins) must be disconnected and adequate time (recommended > 1 minute) allowed for the various power rails to fully discharge.

Table 5. Jetson TX1 Power & System Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
C7	BATLOW#	LCD_GPIO1	GPIO – Low Battery	System	Input	CMOS – 1.8V
A48	CARRIER_PWR_ON	-	Carrier Power On	System Control	Output	CMOS – 3.3V
В7	CARRIER_STBY#	SOC_PWR_REQ	SOC Power Request	System Control	Output	CMOS – 1.8V
A49	CHARGER_PRSNT#	=	PMIC AC OK	System	Input	Open Drain, 1.8V
A7	CHARGING#	BUTTON_VOL_DOWN	Charger Interrupt	System	Input	CMOS – 1.8V
C16	FAN_PWM	GPIO_PE7	Fan PWM	Fan Control	Output	CMOS – 1.8V
B17	FAN_TACH	GPIO_PK7	Fan Tach	Fan Control	Input	CMOS – 1.8V
E1	FORCE_RECOV#	BUTTON_VOL_UP	Force Recovery strap pin	System Control	Input	CMOS – 1.8V
B50	POWER_BTN#	BUTTON_PWR_ON	Power on	System Control	Input	Open Drain, 5.0V
A47	RESET_IN#	SYS_RESET_IN_N	System Reset driven from PMIC to carrier board for devices requiring full system reset. Also driven from carrier board to trigger full system reset (i.e. RESET button).	System Control	Bidir	Open Drain, 1.8V
A46	RESET_OUT#	-	Reset from PMIC (through diodes) to Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC).	System Control	Bidir	CMOS – 1.8V
E2	SLEEP*	BUTTON_SLIDE_SW	Sleep input	Sleep (VOL DOWN) button	Input	Open Drain, 1.8V
B8	VIN_PWR_BAD#	-	Input Power Bad	System Control	Input	CMOS – VDD_IN
A1	VDD_IN	-	Main VDD Input	Main DC input	Input	5.5-19.6V
A2	VDD_IN	-	Main VDD Input	Main DC input	Input	5.5-19.6V
B1	VDD_IN	-	Main VDD Input	Main DC input	Input	5.5-19.6V
B2	VDD_IN	-	Main VDD Input	Main DC input	Input	5.5-19.6V
C1	VDD_IN	-	Main VDD Input	Main DC input	Input	5.5-19.6V
C2	VDD_IN	-	Main VDD Input	Main VDD Input	Input	5.5-19.6V
A50	VDD_RTC	(PMIC BBATT)	Real Time Clock block power	System	Bidir	Power In/Power Out

Figure 2. Power Block Diagram





3.1 Jetson TX1 Power & Control

Table 6 Jetson TX1 Power & Power Control (Visible at Jetson TX1 Pins)

Power Rails	Usage	(V)	Power Supply	Source
VDD_IN (VDD_MUX)	Main power – Supplies PMU & external supplies	5.5- 19.6	External	Carrier board Supply
VDD_RTC	Back-up Real-Time-Clock rail (connects to Lithium Cell or super capacitor on carrier board)	1.65- 5.5	PMIC is supply when charging cap or coin cell	Super cap or coin cell is source when system is disconnected from power
Control			Direction	Pin Type
VIN_PWR_BAD#	Carrier board indication to Jetson TX1 that the VDD_VIN power is good. Carrier board should assert this high only when VIN has reached its required voltage level and is stable. This prevents Jetson TX1 from powering up until the VIN power is stable.		Input	CMOS VDD_IN
CARRIER_PWR_ON	Used as part of the power up sequence. Jetson TX1 asserts this signal when it is safe for the carrier board to power up.		Output	CMOS, 3.3V
RESET_IN#	System Reset driven from PMIC to carrier board for devices requiring full system reset. Also driven from carrier board to trigger full system reset (i.e. RESET button).		Bidirectional	Open Drain, 1.8V
RESET_OUT#	Reset from PMIC (through diodes) to Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC).		Bidirectional	CMOS, 1.8V
POWER_BTN#	Power button input to Jetson TX1 from the carrier board. This signal is pulled up on Jetson TX1.		Input	Open Drain, 5.0V
SLEEP#	Connected to Volume Down button on carrier board. Can be used as sleep request to Jetson TX1 from carrier board.		Input	Open Drain, 1.8V
CARRIER_STBY#	Jetson TX1 drives this signal low when it is in the standby power state.		Output	CMOS, 1.8V
CHARGER_PRSNT#	Can optionally be used to support auto-power-on where the Jetson TX1 platform will power-on when the main power source is connected instead of waiting for a power button press.		Input	Open Drain, 1.8V

Note: When operated near the minimum voltage, the power supported by some of the supplies may be reduced.

3.2 Supply Allocation

Table 7 Jetson TX1 Internal Power Subsystem Allocation

Power Rails	Usage	(V)	Power Supply	Source
VDD_5V0_SYS	DD_5V0_SYS Supplies switchers & load switches that in turn		5V DC-DC	VDD_IN
	power various devices on Jetson TX1.			
VDD_3V3_SYS	Supplies LDOs & load switches that in turn power the	3.3	3.3V DC-DC	VDD_IN
	various devices on Jetson TX1.			
VDD_CPU	Tegra CPU	1.0 (Var)	OpenVREG	VDD_5V0_SYS
VDD_GPU	Tegra GPU	1.0 (Var)	OpenVREG	VDD_5V0_SYS
VDD_SOC (CORE)	Tegra SOC	1.1 (Var)	PMU Switcher 0	VDD_5V0_SYS
VDD_DDR_1V1	LPDDR4	1.1	PMU Switcher 1	VDD_5V0_SYS
VDD_PRE_REG_1V35	Source for some PMU LDO inputs	1.35	PMU Switcher 2	VDD_5V0_SYS
VDD_1V8	Tegra, eMMC, Wi-Fi	1.8	PMU Switcher 3	VDD_5V0_SYS
AVDD_DSI_CSI_1V2	Tegra CSI & DSI	1.2	PMU LDO 0	VDD_PRE_REG_1V35
VDDIO_SDMMC_AP	Tegra SDMMC	1.8/2.8	PMU LDO 2	VDD_3V3_SYS
VDD_RTC (See note)	Tegra Real Time Clock/Always-on Rail	0.9 (Var)	PMU LDO 4	VDD_5V0_SYS
AVDD_1V05_PLL	Tegra PLLs	1.05	PMU LDO 7	VDD_PRE_REG_1V35
AVDD_SATA_HDMI_DP_1V05	Tegra SATA & HDMI	1.05	PMU LDO 8	VDD_PRE_REG_1V35
VDD_PEX_1V05	Tegra PEX / USB 3.0	1.05	LDO	VDD_1V8
VDD_1V8_PLL_UTMIP	Tegra USB PLL	1.8	Load Switch	VDD_1V8
AVDD_IO_EDP_1V05	AVDD_IO_EDP_1V05 Tegra EDP		Load Switch	AVDD_1V05_PLL
VDD_3V3_SLP	VDD_3V3_SLP 3.3V peripheral rail – Off in Deep Sleep		Load Switch	VDD_3V3_SYS
VDD_1V8_COM	Wi-Fi/BT	1.8	Load Switch	VDD_1V8


Note: This is the Tegra X1 supply, and should not be confused with the Jetson TX1 VDD_RTC pin which is the supply that connects to the PMIC BBATT pin to keep the Real-Time Clock powered.



3.3 Main Power Sources/Supplies

The figure below shows the power connections used on the Jetson TX1 carrier board, including the DC Jack (connects to the 5.5V-19.6V AC/DC adapter, and the main 5.0V, 3.3V and 1.8V supplies. Also shown are the power control signals that are used to enable these supplies, or are used to communicate power sequence information to the Jetson TX1 or other circuitry on the carrier board (i.e. discharge circuits).

Figure 3. Main Power Source/Supply Connections



Note The figure above is a high-level representation of the connections involved. Refer to the carrier board reference design for details.

3.4 Power Sequencing

In order to ensure reliable and consistent power up sequencing, VIN_PWR_BAD#, CARRIER_PWR_ON, and RESET_OUT# are implemented on the Jetson TX1 connector. The VIN_PWR_BAD# signal is generated by the carrier board and passed to Jetson TX1 to keep it powered off until the VDD_IN supply is stable and it is possible to power up any standby circuits on the Jetson TX1. This signal prevents the Jetson TX1 from powering up prematurely before the carrier board has charged up its decoupling capacitors and power to the Jetson TX1 is stable.



As can be seen in the power up sequence below, the Jetson TX1 is powered before the main carrier board circuits. The CARRIER_PWR_ON signal is generated by Jetson TX1 and passed to the carrier board to indicate that the Jetson TX1 is powered up and that the power up sequence for the carrier board circuits can begin.

After a period sufficient to allow the carrier board circuits to power up, the RESET_OUT# is de-asserted.

Figure 4. Power Up Sequence





Figure 5. Power Down Sequence



Note: During run time if any I/O rail is switched OFF or ON, the following sequences should be performed. Violating these sequences will result in extra in-rush current during the rail transition.


- OFF Sequence
 - NO_IOPOWER is enable by configuring appropriate bit in the PMC register APBDEV_PMC_NO_IOPOWER_0
 - Rail powered OFF
- ON Sequence
 - Rail powered ON
 - NO_IOPOWER is disable by configuring appropriate bit in the PMC register APBDEV_PMC_NO_IOPOWER_0

3.5 Power Discharge

In order to meet the Power Down requirements, discharge circuitry is required. In the figure below the DISCHARGE signal is generated, based on a transition of the CARRIER_POWER_ON signal or the removal of the main supply (VDD_MUX/VDD_IN). When DISCHARGE is asserted, VDD_5V0_IO_SYS, VDD_3V3_SYS, VDD_1V8 and VDD_3V3_SLP are forced to GND in a controlled manner. Removal of the VDD_MUX supply also causes VIN_PWR_BAD# to go active which controls the main 5V supply on Jetson TX1.



Figure 6. Power Discharge




3.6 Power & Voltage Monitoring

3.6.1 Power Monitor

A Power monitor is provided on the Jetson TX1. This device monitors the main DC, GPU & CPU supplies. The monitor will toggle a WARN (warning) output, or a CRIT (critical) output, depending on the power "seen" at the sense resistors and the thresholds set for each supply.

Figure 7. Main DC, GPU & CPU Supply Power Monitor




3.6.2 Voltage Monitor

A voltage monitor circuit is implemented on the Jetson TX1 to indicate if the main DC input rail, VDD_IN, "droops" below an acceptable level. The device used will react quickly and generate an alert to one of the Tegra SOC_THERM capable pins (CLK_32K_OUT). The voltage monitor circuit is implemented with a fast voltage comparator supplied by VDD_IN with a 1.8V (VDD_1V8) reference common with the Tegra IO domain that receives the output signal. This device has an open drain active low output which is pulled low when the VDD_IN voltage drops below the selected threshold.



Figure 8. Voltage Monitor Connections



Note: The threshold for VDD_IN, determined by the voltage divider components used in the circuit above is ~5.78V.

3.7 Deep Sleep Wake Considerations

Certain events are required to generate a wake condition. This can vary depending on Operation System. Check platform design guide and reference schematics for specific connections by platform type.

Table 8. Jetson TX1 Signal Wake Events

Potential Wake Event	Jetson TX1 Pin Assigned	Wake #
Audio interrupt	GPIO20_AUD_INT	4
External BT wake request to AP	GPIO13_BT_WAKE_AP	10
External Wi-Fi wake request to AP	GPIO10_WIFI_WAKE_AP	11
Modem to AP ready	GPIO17_MDM2AP_READY	14
Modem cold boot alert	GPIO18_MDM_COLDBOOT	15
HDMI CEC	HDMI_CEC	19
GPIO expander 0 Interrupt	GPIO_EXP0_INT	21
Power ON button	POWER_BTN#	24
Charging interrupt	CHARGING#	26
Sleep request from carrier board (note: SLEEP# pin connected to Volume	SLEEP#	27
Down button on carrier board. Sleep functionality is optional)		
Ambient/proximity interrupt	GPIO8_ALS_PROX_INT	32
HDMI Hot Plug Detect	DP1_HPD	53
Battery low warning	BATLOW#	57
Primary modem wake request to AP	GPIO16_MDM_WAKE_AP	61
Touch controller interrupt	GPIO6_TOUCH_INT	62
Motion sensor interrupt	GPIO9_MOTION_INT	63

3.8 Optional Auto-Power-On Support

This section provides guidance for modifying a carrier board design to power the platform on when VDD_IN is first powered, instead of waiting for a power button press. In order to power the system on without a power button, a specific sequence is required between the time the VDD_IN power (5.5V-19.6V) is connected and the CHARGER_PRSNT# pin on Jetson TX1 is driven high. The CHARGER_PRSNT# pin connects to the Jetson TX1 PMIC and requires a minimum delay of 300ms from the point VDD_IN reaches its minimum level (5.5V) before it can be driven low. Three options to meet this requirement and allow Auto-Power-On are described:

- Microcontroller: Recommended if a microcontroller is already being used to control power-on.
- Supervisor IC: Using a supervisor IC and related discrete devices to meet the sequencing requirements.
- Discrete Circuit: Circuit using only discrete devices to meet the sequencing requirements

Microcontroller

If a microcontroller is already present on the carrier board and is used to power the system on when the main power source is connected, then it can be used to support Auto-Power-On with the following conditions:

After the microcontroller is out of reset wait 300ms before pulsing CHARGER_PRSNT# or POWER_BTN# low




- If the POWER_BTN# pin is used, it should be held low for a time period between 40ms & 5sec.
- If the CHARGER_PRSNT# pin is used, it should be held low for >200us

Supervisor IC

The figure below shows a circuit that includes a supervisor IC. This circuit meets the sequence requirement to keep CHARGER_PRSNT# low until VDD_IN is on plus the delay mentioned above (>300ms). The circuit works across the full range of VDD_IN (5.5V to 19.6V).


Figure 9. Auto-Power-ON: Supervisor IC Connections



Discrete Circuit

The figure below shows a circuit using only discrete components. This circuit also meets the sequence requirement to keep CHARGER_PRSNT# low until VDD_IN is on plus the delay mentioned above (>300ms). The circuit assumes the VDD_IN ramp time from 0V-5.5V is > 7 V/S. In order to meet the full supported range for VDD_IN (5.5V to 19.6V), the turn-on delay can be as long as 4sec. For a narrower VDD_IN range, the delay can be optimized (reduced).

Figure 10. Auto-Power-ON: Discrete Circuit Connections





4.0 GENERAL ROUTING GUIDELINES

Signal Name Conventions

The following conventions are used in describing the signals for Tegra:

- Signal names use a mnemonic to represent the function of the signal. For example, Secure Digital Interface #3 Command signal is represented as **SDMMC3_CMD**, written in bold to distinguish it from other text. All active low signals are identified by a # or an underscore followed by capital N (_N) after the signal name. For example, **SYS_RESET_N** indicates an active low signal. Active high signals do not have the underscore-N (_N) after the signal names. For example, **SDMMCx_CMD** indicates an active high signal. Differential signals are identified as a pair with the same names that end with _P & _N, just P & N or + & (for positive and negative, respectively). For example, **USB1_DP** and **USB1_DN** indicate a differential signal pair.
- I/O Type The signal I/O type is represented as a code to indicate the operational characteristics of the signal. The table below lists the I/O codes used in the signal description tables.

Table 9. Signal Type Codes

Code	Definition
Α	Analog
DIFF I/O	Bidirectional Differential Input/Output
DIFF IN	Differential Input
DIFF OUT	Differential Output
1/0	Bidirectional Input/Output
I	Input
0	Output
OD	Open Drain Output
I/OD	Bidirectional Input / Open Drain Output
P	Power

Routing Guideline Format

The routing guidelines have the following format to specify how a signal should be routed. Refer to the applicable Tegra platform specific Design Guides for nominal impedance values for some sample board stack-ups.

- Breakout traces are traces routed from BGA ball either to a point beyond the ball array, or to another layer where full normal spacing guidelines can be met. Breakout trace delay limited to 500 mils unless otherwise specified.
- After breakout, signal should be routed according to specified impedance for differential, single-ended, or both (for example: HDMI). Trace spacing to other signals also specified.
- Follow max & min trace delays where specified. Trace delays are typically shown in mm or in terms of signal delay in pico-seconds (ps) or both.
 - For differential signals, trace spacing to other signals must be larger of specified x dielectric height or interpair spacing
 - Spacing to other signals/pairs cannot be smaller than spacing between complementary signals (intra-pair).
 - Total trace delay depends on signal velocity which is different between outer (microstrip) & inner (stripline) layers of a PCB.

Signal Routing Conventions

Throughout this document, the following signal routing conventions are used:

SE Impedance (/ Diff Impedance) at x Dielectric Height Spacing

 Single-ended (SE) impedance of trace (along with differential impedance for diff pairs) is achieved by spacing requirement. Spacing is multiple of dielectric height. Dielectric height is typically different for microstrip & stripline.
 Note: 1 mil = 1/1000th of an inch.

Note: Trace spacing requirement applies to SE traces or differential pairs to other SE traces or differential pairs. It does not apply to traces making up a differential pair. For this case, spacing/trace widths are chosen to meet differential impedance requirement.



General Routing Guidelines

Pay close attention when routing high speed interfaces, such as HDMI/DP, USB 3.0, PCIe or DSI/CSI. Each of these interfaces has strict routing rules for the trace impedance, width, spacing, total delay, and delay/flight time matching. The following guidelines provide an overview of the routing guidelines and notations used in this document.

Controlled Impedance

Each interface has different trace impedance requirements & spacing to other traces. It is up to designer to calculate trace width & spacing required to achieve specified single-ended (SE) & differential (Diff) impedances. Unless otherwise noted, trace impedance values are ±15%.

Max Trace Lengths/Delays


Trace lengths/delays should include the carrier board PCB routing (where the Jetson TX1 mating connector resides) and any additional routing on a Flex/ secondary PCB segment connected to main PCB. The max length/delay should be from Jetson TX1 to the actual connector (i.e. USB, HDMI, SD Card, etc.) or device (i.e. onboard USB device, Display driver IC, camera imager IC, etc.)

Trace Delay/Flight Time Matching

Signal flight time is the time it takes for a signal to propagate from one end (driver) to other end (receiver). One way to get same flight time for signal within signal group is to match trace lengths within specified delay in the signal group.

- Total trace delay = Carrier PCB trace delay only. Do not exceed maximum trace delay specified.
- For six layers or more, it is recommended to match trace delays based on flight time of signals. For example, outer-layer signal velocity could be 150psi (ps/inch) & inner-layer 180psi. If one signal is routed 10 inches on outer layer & second signal is routed 10 inches in inner layer, difference in flight time between two signals will be 300ps! That is a big difference if required matching is 15ps (trace delay matching). To fix this, inner trace needs to be 1.7 inches shorter or outer trace needs to be 2 inches longer.
- In this design guide, terms such as intra-pair & inter-pair are used when describing differential pair delays. Intra-pair refers to matching traces within differential pair (for example, true to complement trace matching). Inter-pair matching refers to matching differential pairs average delays to other differential pair average delays.

General PCB Routing Guidelines



Note: The requirements detailed in the Interface Signal Routing Requirements tables must be met for all interfaces implemented or proper operation cannot be guaranteed.



5.0 USB, PCIE & SATA

Jetson TX1 allows multiple USB 3.0 & PCIe interfaces, and a single SATA interface to be brought out on the module. In some cases, these interfaces are multiplexed on some of the module pins. The tables below show several ways to bring out as many of the USB 3.0 or PCIe interfaces as possible to meet different design requirements. The first table covers many of the combinations possible on designs built around the Jetson TX1 only. The second table covers the combinations possible for both Jetson TX1 and future pin compatible modules.

Table 10. Jetson TX1 USB 2.0 Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type	
B40	USB0_D-	USB0_DN	Micro USB Data-	USB 2.0 Micro AB	Bidir	USB PHY	
B39	USB0_D+	USB0_DP	Micro USB Data+	USB 2.0 Micro AB	Bidir	USB PRI	
A17	USB0_EN_OC#	USB_VBUS_EN0	Micro USB VBUS Enable 0	USB 2.0 (Power)	Bidir	Open Drain – 3.3V	
A36	USB0_OTG_ID	-	USB0 ID / VBUS EN	USB 2.0	Input	Analog	
B37	USB0_VBUS_DET	GPIO_PZ0	USB0 VBUS	USB 2.0 Micro AB	Input	USB VBUS, 5V	
A39	USB1_D-	USB2_DN	USB 2.0, Port 1 Data-	USB 3.0 Type A	Bidir	USB PHY	
A38	USB1_D+	USB2_DP	USB 2.0, Port 1 Data+	USB 3.0 Type A	Bidir	USB PRI	
A18	USB1_EN_OC#	USB_VBUS_EN1	USB 3.0 Type A, USB Enable 1	USB 3.0 (Power)	Bidir	Open Drain – 3.3V	
B43	USB2_D-	USB3_DN	USB 2.0, Port 2 Data+	2nd Wi-Fi/BT, Modem	Bidir	USB PHY	
B42	USB2_D+	USB3_DP	USB 2.0, Port 2 Data+	2nd Wi-Fi/BT, Modem	Bidir		

Table 11. Jetson TX1 USB 3.0, PCIe & SATA Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type	
A45	PEXO_REFCLK-	PEX_CLK1N	PCIe Reference Clock 0–	PCle	Output		
A44	PEXO_REFCLK+	PEX_CLK1P	PCIe Reference Clock 0+	PCle	Output	PCIe PHY	
B46	PEX1_REFCLK-	PEX_CLK2N	PCIe Reference Clock 1-	PCle	Output	PCIE PHY	
B45	PEX1_REFCLK+	PEX_CLK2P	PCIe Reference Clock 1+	PCle	Output		
C48	PEX0_CLKREQ#	PEX_LO_CLKREQ_N	PCIE #0 Clock Request	PCle	Bidir		
C49	PEXO_RST#	PEX_LO_RST_N	PCIe #0 Reset	PCle	Output		
C47	PEX1_CLKREQ#	PEX_L1_CLKREQ_N	PCIE #1 Clock Request (mux option)	PCle	Bidir	Open Drain 3.3V, Pull-up on Jetson TX1	
E50	PEX1_RST#	PEX_L1_RST_N	PCIe 1 Reset	Wi-Fi/BT, Modem	Output	Jetson IXI	
D48	PEX_WAKE*	PEX_WAKE_N	PCIe Wake	PCle	Input		
G40	PEX_RFU_RX-	PEX_RX1N	PCIe #0 Lane 3 or USB_SS#1 Receive-		Input	PCIe PHY, AC-Coupled on	
G39	PEX_RFU_RX+	PEX_RX1P	PCIe #0 Lane 3 or USB_SS#1 Receive+	PCIe / USB 3.0	Input	Carrier Board	
D40	PEX_RFU_TX-	PEX_TX1N	PCIe #0 Lane 3 or USB 3.0#1 Transmit-	PCle	Output	PCIe PHY, AC-Coupled on	
D39	PEX_RFU_TX+	PEX_TX1P	PCIe #0 Lane 3 or USB 3.0#1 Transmit+	PCle	Output	Carrier Board	
H45	PEXO_RX-	PEX_RX4N	PCIe #0 Lane 0 Receive-	PCle	Input	PCIe PHY, AC-Coupled on	
H44	PEXO_RX+	PEX_RX4P	PCIe #0 Lane 0 Receive+	PCle	Input	Carrier Board	
E45	PEXO_TX-	PEX_TX4N	PCIe #0 Lane 0 Transmit-	PCle	Output	PCIe PHY, AC-Coupled on	
E44	PEX0 TX+	PEX TX4P	PCIe #0 Lane 0 Transmit+	PCle	Output	Carrier Board	
H42	PEX1_RX-	PEX_RXON	PCIe #2 Lane 0 Receive- (muxed w/USB_SS#0)	USB 3.0 or PCle	Input	PCIe PHY, AC-Coupled on	
H41	PEX1_RX+	PEX_RXOP	PCIe #2 Lane 0 Receive+ (muxed w/USB_SS#0)	USB 3.0 or PCle	Input	Carrier Board	
E42	PEX1_TX-	PEX_TX0N	PCIe #2 Lane 0 Transmit- (muxed w/USB_SS#0)	USB 3.0 or PCle	Output	PCIe PHY, AC-Coupled on	
E41	PEX1_TX+	PEX_TX0P	PCIe #2 Lane 0 Transmit+ (muxed w/USB_SS#0)	USB 3.0 or PCle	Output	Carrier Board	
F41	PEX2_RX-	PEX_RX2N	PCIe #0 Lane 2/PCIE #1 Lane 0 Receive-	PCle	Input	PCIe PHY, AC-Coupled on	
F40	PEX2_RX+	PEX_RX2P	PCIe #0 Lane 2/PCIE #1 Lane 0 Receive+	PCle	Input	Carrier Board	
C41	PEX2_TX-	PEX_TX2N	PCIe #0 Lane 2/PCIE #1 Lane 0 Transmit -	PCle	Output	PCIe PHY, AC-Coupled on	
C40	PEX2_TX+	PEX_TX2P	PCIe #0 Lane 2/PCIE #1 Lane 0 Transmit+	PCle	Output	Carrier Board	
G46	SATA_RX-	SATA_LO_RXN	SATA Receive-	SATA	Input	SATA PHY, AC-Coupled on	
G45	SATA_RX+	SATA_LO_RXP	SATA Receive+	SATA	Input	Carrier Board	
D46	SATA_TX-	SATA_LO_TXN	SATA Transmit-	SATA	Output	SATA PHY, AC-Coupled on	
D45	SATA_TX+	SATA_LO_TXP	SATA Transmit+	SATA	Output	Carrier Board	
F44	USB_SSO_RX-	PEX_RX5N	USB 3.0 #1 Receive- (muxed w/PEX1)		Input	USB SS PHY, AC-Coupled	
F43	USB_SSO_RX+	PEX_RX5P	USB 3.0 #1 Receive+ (muxed w/PEX1)	USB 3.0 (mux default)	Input	(off Jetson TX1)	
C44	USB_SSO_TX-	PEX_TX5N	USB 3.0 #1 Transmit-	USB 3.0 (mux default)	Output	USB SS PHY, AC-Coupled on	



Pin #	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
C43	USB_SS0_TX+	PEX_TX5P	USB 3.0 #1 Transmit+	USB 3.0 (mux default)	Output	Carrier Board
G43	USB_SS1_RX-	PEX_RX3N	PCIe #0 Lane 1 or USB 3.0 #2 Receive-		Input	USB SS PHY, AC-Coupled
G42	USB_SS1_RX+	PEX_RX3P	PCIe #0 Lane 1 or USB 3.0 #2 Receive+	PCIe / USB 3.0	Input	(off Jetson TX1)
D43	USB_SS1_TX-	PEX_TX3N	PCIe #0 Lane 1 or USB 3.0 #2 Transmit-		Output	USB SS PHY, AC-Coupled on
D42	USB_SS1_TX+	PEX_TX3P	PCIe #0 Lane 1 or USB 3.0 #2 Transmit+	PCIe / USB 3.0 mux option	Output	Carrier Board

Table 12. Jetson TX1 USB 3.0, PCIe & SATA Lane Mapping Configurations

		Jetson TX1 Pin Names		PEX1	PEX_RFU	PEX2	USB_SS1	PEX0	USB_SS0	na	SATA
		Tegra X	1 Lanes	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6	SATA
	Avail. Out	tputs from Jets	on TX1								
Configs	USB 3.0	PCle	SATA								
1(Default)	1	1x1 + 1x4	1	PCIe#1_0	PCIe#0_3	PCIe#0_2	PCle#0_1	PCIe#0_0	USB_SS#1	USB_SS#0	SATA
2	2	1x1 + 1x4	0	PCIe#1_0	PCIe#0_3	PCIe#0_2	PCle#0_1	PCIe#0_0	USB_SS#1	On-Jetson	USB_SS#3
3	2	1x4	1	USB_SS#2	PCIe#0_3	PCIe#0_2	PCIe#0_1	PCIe#0_0	USB_SS#1	TX1	SATA
4	2	2x1	1	PCIe#1_0			USB_SS#2	PCIe#0_0	USB_SS#1		SATA
5	3	2x1	0	PCle#1_0			USB_SS#2	PCIe#0_0	USB_SS#1	For Gigabit Ethernet	USB_SS#3
Defau	ılt Usage o	n Carrier Boar	d	M.2 Conn.		X4 PCIe C	Connector		USB 3 Type A	Ethernet	SATA

Note: The Jetson TX1 Module has been designed to enable use cases listed in the table above. However, released Software does not support all configurations, nor has every configuration been validated.

- Configuration 1 in Table 12 or A & B in Table 13 represent supported and validated Jetson TX1 Developer Kit configurations. That configuration is supported by the released Software, and the PCIe, USB 3.0, and SATA interfaces have been verified on the carrier board.
- The USB 3.0 controller #2 can optionally be brought out on the PEX1 or USB SS1 pins, and has been verified on the module. However, that configuration may not be supported/tested with the released Software.
- The USB 3.0 controller #3 on the SATA pins has been verified at the chip level, but not on the module, and is not supported with the released Software.
- The cell colors highlight the different PCIe and USB 3.0 controllers. Light and Medium green are used for PCIe controllers #0 and #1. Four shades of blue are used for USB 3.0 controllers #[0:3]. SATA is highlighted in orange.
- Any x4 configuration can be used as a single x2 using only lanes 0 & 1 or a single x1 using only lane 0. Any x2 configuration can be used as a single x1 using only lane 0.
- In order to ease routing, the order of lanes for PCIe #0 can either be as shown above, or the reverse (I.e., PCIE#0 3 on lane 4, PCIE#0_2 on lane 3, etc.).


Table 13. Forward Compatible USB 3.0, PCle & SATA Lane Mapping Configurations

	Module Pin Names		PEX1	PEX_RFU	PEX2	USB_SS1	PEX0	USB_SS0	SATA	
	Avail. O	utputs from M	odule							
Configs	USB 3.0	PCle	SATA							
Α	0	1x1 + 1x4	1	PCle x1	PCle x4 L3	PClex4 L2	PClex4 L1	PClex4 L0		SATA
В	1	1x4	1		PCle x4 L3	PClex4 L2	PClex4 L1	PClex4 L0	USB_SS (1)	SATA
С	1	2x1	1	PCle x1			USB_SS (2)	PCIex4 L0		SATA
D	2	1x1	1				USB_SS (2)	PCIex4 L0	USB_SS (1)	SATA
Defau	ılt Usage o	n Carrier Boar	d	Unused		X4 PCIe C	Connector	•	USB 3 Type A	SATA

Note: See notes under Table 12 related to color coding, PCIe x2/x1 support & lane reversal.



Figure 11 USB Connection Example



Note:

- 1. AC capacitors should be located close to either the USB connector, or the Jetson TX1 pins.
- 2. Common mode filters on USB 2.0 & 3.0 interfaces are optional. If placed, they must be selected to meet USB spec. requirements. For USB 3.0, see the "USB 3.0 Common Mode Choke Requirements" table near the end of this section.
- 3. For USB 3.0 IF shown above (USB_SSO_TX/RX), AC caps are required on the TX lines. If routed directly to a peripheral, AC caps are needed on the peripheral TX lines as well. The AC caps are recommended to be located near the Jetson TX1 connector pins, although locating the caps near the peripheral RX pins is acceptable.
- 4. USB0 must be available to use as USB Device for USB Recovery Mode.
- 5. Connector used must be USB-IF certified if USB 3.0 implemented.
- 6. Unused PCIe RX signals should be tied to GND

USB 2.0 Design Guidelines

These requirements apply to the USB 2.0 controller PHY interfaces: USB[2:0]_D-/D+

Table 14. USB 2.0 Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency (High Speed)	Bit Rate/UI period/Frequency	480/2.083/240	Mbps/ns/MHz	
Max Loading	High Speed / Full Speed / Low Speed	10 / 150 / 600	pF	
Reference plane		GND		
Trace Impedance	Diff pair / Single Ended	90 / 50	Ω	±15%
Via proximity (Signal to reference	e)	< 3.8 (24)	mm (ps)	See Note 1
Max Trace Delay	Microstrip / Stripline	6 (960)	In (ps)	
Max Intra-Pair Skew between US	SBx_D+ & USBx_D-	7.5	ps	

Note: 1. Up to 4 signal Vias can share a single **GND** return Via.

2. Adjustments to the USB drive strength, slew rate, termination value settings should not be necessary, but if any are made, they MUST be done as an offset to default values instead of overwriting those values.




The requirements following apply to the USB 3.0 controller PHY interfaces

Table 15. USB 3.0 Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Specification			
Data Rate / UI period	5.0 / 200	Gbps / ps	
Max Number of Loads	1	load	
Termination	90 differential	Ω	On-die termination at TX & RX
Reference plane	GND		
Trace Impedance			
Trace Impedance Diff pair / Single Ended	85 / 45-55	Ω	±15%
Trace Spacing			
Pair-Pair (inter-pair) Microstrip / Stripline	4x / 3x	dielectric	
To plane & capacitor pad Microstrip / Stripline	4x / 3x		
To unrelated high-speed signals Microstrip / Stripline	4x / 3x		
Trace Length/Skew			
Breakout Region Max trace delay	41.9	ps	
Trace width/spacing	Minimum		4x or wider dielectric height spacing is preferred
Max Trace Length	76.2 (480)	mm (ps)	Max length assumes USB3 Tx voltage swing set at 0.8V
			MIN, length can increase if Tx swing is increased.
Max PCB Via distance from pin	6.29 (41.9)	mm (ps)	
Max Within Pair (Intra-Pair) Skew	0.15 (0.5)	mm (ps)	
Intra-pair matching between subsequent discontinuities	0.15 (0.5)	mm (ps)	Do trace length matching before hitting discontinuities
Differential pair uncoupled length	6.29 (41.9)	mm (ps)	
AC Cap	, ,		
Value	0.1	uF	Smallest size preferred (i.e. 0201). See note under USB
			Connection Diagrams for details on when AC capacitors are
			required
Location (max distance to adjacent discontinuities)	8 (53.22)	mm (ps)	The AC cap location should be located as close as possible
			to nearby discontinuities
Via			
Max Via Stub Length	0.4	mm	long via stub requires review (IL & resonance dip check)
Voiding			
AC cap pad voiding			Voiding the plane directly under the pad 3-4 mils larger
			than the pad size is recommended
Connector voiding			Voiding the ground below
			the footprint of signal lanes.
			5.7mils larger than the print
			is suggested.
ESD			
Preferred device			Type: SEMTECH RClamp0524p. Optional. Place ESD
			component near connector
Max Junction capacitance (IO to GND)	0.8	pF	
Location (Max distance to Connector)	8 (53)	mm (ps)	
Layout recommendations			
			IN P¶ OUT P¶
			Gnd
			Olld
		1	IN N¶ OUT N¶
		1	OC1_N
		1	
		1	RClamp0524P
Common-mode Choke			
Preferred device			Type: TDK ACM2012D-900-2P. Only if needed. Place
		1	near connector. Refer to Common Mode Choke
		1	Requirement section.
Location - Max distance from to adjacent discontinuities	8 (53)	mm (ps)	TDK ACM2012D-900-2P
– ex, connector, AC cap)			
en, connector, ne capj	l		





Common USB Routing Guidelines

Guideline

If routing to USB device or USB connector includes a flex or 2nd PCB, the total routing including all PCBs/flexes must be used for the max trace & skew calculations.

Keep critical USB related traces away from other signal traces or unrelated power traces/areas or power supply components

Table 16. Tegra USB 2.0 Signal Connections

Jetson TX1 Ball	Type	Termination	Description
Name			
USB[2:0]_D+	DIFF	90Ω common-mode chokes close to	USB Differential Data Pair: Connect to USB connector, Mini-Card
USB[2:0]_D-	1/0	connector. ESD Protection between choke	Socket, Hub or other device on the PCB.
		& connector on each line to GND	

Table 17. Miscellaneous USB 2.0 Signal Connections

Jetson TX1 Pin	Type	Termination	Description
Name			
USB0_VBUS_DET	A	$100k\Omega$ resistor to GND. See reference design for VBUS power filtering.	USBO VBus Detect: Connect to VBUS pin of USB connector receiving USBO_+/- interface. Also connects to VBUS power supply if host mode supported.
USB0_OTG_ID	Α		USB Identification: Connect to ID pin of USB OTG connector receiving USBO_P/M interface.

Table 18. Tegra USB 3.0 Signal Connections

Jetson TX1 Pin Name		Туре	Termination	Description
USB_SSO_TX+/-	(USB 3.0 Ctrl #1)	DIFF	Series 0.1uF caps. Common-	USB 3.0 Differential Transmit Data Pairs: Connect to USB 3.0
PEX1_TX+/-	(USB 3.0 Ctrl #2)	Out	mode chokes & ESD Protection	connectors, Hubs or other devices on the PCB.
USB_SS1_TX+/-	(USB 3.0 Ctrl #2)		near connector if these are	
SATA_TX+/-	(USB 3.0 Ctrl #3)		used.	



USB_SSO_RX+/-	(USB 3.0 Ctrl #1)	DIFF	If routed directly to a peripheral	USB 3.0 Differential Receive Data Pairs: Connect to USB 3.0
PEX1_RX+/- (USB 3.0 Ctrl #2)		In	on the board, AC caps are	connectors, Hubs or other devices on the PCB.
USB_SS1_RX+/- (USB 3.0 Ctrl #2)			needed for the peripheral TX	
SATA_RX+/- (USB 3.0 Ctrl #3)			lines. Common-mode chokes &	
_ , , , , ,			ESD Protection near connector	
			if these are used.	

Table 19. Recommended USB observation (test) points for initial boards

Test Points Recommended	Location	
One for each of the USB 2.0 data lines (D+/-)	Near Jetson TX1 module connector & USB device. USB connector pins	
	can serve as test points.	
One for each of the USB 3.0 output lines used (TXn_+/-)	Near USB device. USB connector pins can serve as test points	
One for each of the USB 3.0 input lines (RX_+/-)	Near Jetson TX1 module connector.	

5.2 PEX (PCIe)

Tegra contains a PEX (PCIe) controller that supports up to 5 lanes, and 2 separate interfaces. This narrow, high-speed interface can be used to connect to a variety of high bandwidth devices.

Figure 12. Example Connections for a PCle x1 Interface & a PCle x4 Interface






Table 20. PCIE Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes				
Specification							
Data Rate / UI Period	5.0 / 200	Gbps / ps	2.5GHz, half-rate architecture				
Configuration / Device Organization	1	Load	2.5 GHz, Hall Face districted at				
Topology	Point-point	2000	Unidirectional, differential				
Termination	50	Ω	To GND Single Ended for P & N				
	30	32	10 GIVD Single Ended for F & IV				
Impedance differential / Single Ended	05 /50	Ω	±15%. See note 1				
Trace Impedance differential / Single Ended	85 / 50	12	±15%. See note 1				
Reference plane	GND						
Spacing The Continue (Strict Inc. (Missestric))	2.74	District:	T				
Trace Spacing (Stripline/Microstrip) Pair – Pair	3x / 4x	Dielectric					
To plane & capacitor pad	3x / 4x						
To unrelated high-speed signals	3x / 4x						
Length/Skew	14.0	1	Tage to the state of the state				
Breakout region (Max Length)	41.9	ps	Minimum width and spacing. 4x or wider				
	()		dielectric height spacing is preferred				
Max trace length	5.5 (880)	in (ps)					
Max PCB via distance from the BGA	41.9	ps	Max distance from BGA ball to first PCB via.				
PCB within pair (intra-pair) skew	0.15 (0.5)	mm (ps)	Do trace length matching before hitting				
			discontinuities				
Within pair (intra-pair) matching between	0.15 (0.5)	mm (ps)					
subsequent discontinuities							
Differential pair uncoupled length	41.9	ps					
Via							
Via placement	Place GND vias as sym	metrically as possible to	data pair vias. GND via distance should be placed				
	less than 1x the diff pa	less than 1x the diff pair via pitch					
Max # of Vias PTH Vias	2 for TX traces & 2 for RX trace						
Micro-Vias	No requirement						
Max Via stub length	0.4	mm	Longer via stubs would require review				
Routing signals over antipads	Not allowed						
AC Cap	•						
Value Min/Max	0.075 / 0.2	uF	Only required for TX pair when routed to connector				
Location (max length to adjacent discontinuity)	8	mm	Discontinuity such as edge finger, component pad				
Voiding	Voiding the plane dire	ctly under the pad 3-4					
	mils larger than the pa						
	recommended.						
	- coommended.						
Serpentine							
Min spacing between each turn Microstrip	4x	diff pair pitch					
Stripline	3x						
Min bend angle	135	deg (a)					
Dimension Min A Spacing	4x	Trace width	S1 must be taken care in				
Min B, C Length	1.5x		order to consider Xtalk to				
Min Jog Width	3x		adjacent pair				
			n n				
			band				
			1				
			S S1<2S				
MIsc.		•					
Routing signals over antipads	Not allowed						
Routing over voids		oaches Vias, the maxima	I trace length across the void on the plane is 50mil.				
Connector	, <u> </u>	,	- г				
Voiding	Voiding the plane dire	ctly under the pad 5.7					
····o	mils larger than the pa						
	recommended.						



Table 21. PCIE Signal Connections

Jetson TX1 Pin Name	Туре	Termination	Description
PCIe Controller #0 (x4)			
PEX_RFU_TX+/- (Lane 3) PEX2_TX+/- (Lane 2) USB_SS1_TX+/- (Lane 1) PEX0_TX+/- (Lane 0)	DIFF OUT	Series 0.1uF Capacitor	Differential Transmit Data Pairs: Connect to TX_P/N pins of PCIe connector or RX_P/N pin of PCIe device through AC cap according to supported configuration.
PEX_RFU_RX+/- (Lane 3) PEX2_RX+/- (Lane 2) USB_SS1_RX+/- (Lane 1) PEX0_RX_+/- (Lane 0)	DIFF IN	Series 0.1uF capacitors near Jetson TX1 pins or device if device on main PCB.	Differential Receive Data Pairs: Connect to RX_P/N pins of PCIe connector or TX_P/N pin of PCIe device through AC cap according to supported configuration.
PEXO_REFCLK+/-	DIFF OUT		Differential Reference Clock Output: Connect to REFCLK_P/N pins of PCIe device/connector
PEXO_CLKREQ#	I/O	47KΩ pull-up to VDD_3V3_SYS on each line	PEX Clock Request for PEXO_REFCLK: Connect to CLKREQ pins on device/connector(s)
PEXO_RST#	0	(exists on Jetson TX1)	PEX Reset: Connect to PERST pins on device/connector(s)
PCIe Controller #1 (x1)			
PEX1_TX+/-	DIFF OUT	Series 0.1uF Capacitor	Differential Transmit Data Pairs: Connect to TX+/- pins of PCIe connector or RX_+/- pin of PCIe device through AC cap according to supported configuration.
PEX1_RX+/-	DIFF IN	Series 0.1uF capacitors near Jetson TX1 pins or device if device on main PCB.	Differential Receive Data Pairs: Connect to RX_+/- pins of PCIe connector or TX_+/- pin of PCIe device through AC cap according to supported configuration.
PEX1_REFCLK+/-	DIFF OUT		Differential Reference Clock Output: Connect to REFCLK_+/ – pins of PCIe device/connector
PEX1_CLKREQ#	I/O	47KΩ pull-up to VDD_3V3_SYS on each line	PEX Clock Request for PEX1_REFCLK: Connect to CLKREQ pins on device/connector(s)
PEX1_RST#	0	(exists on Jetson TX1)	PEX Reset: Connect to PERST pins on device/connector(s)
Common			
PEX_WAKE#	I	47KΩ pull-up to VDD_3V3_SYS (exists on Jetson TX1)	PEX Wake: Connect to WAKE pins on device or connector

Note: Check "Supported USB 3.0, PEX & SATA Interface Mappings" tables earlier in this section for PCIE IF mapping options.

Table 22. Recommended PCIe observation (test) points for initial boards


Test Points Recommended	Location		
One for each of the PCIe TX_+/- output lines used.	Near PCIe device. Connector pins may serve as test points if accessible.		
One for each of the PCIe RX_+/ – input lines used.	Near Jetson TX1 module connector.		

5.3 SATA

A Gen 2 SATA controller is implemented on Tegra. The interface is brought to the Jetson TX1 edge connector as shown in the figure below.



Figure 13. Example Connections for SATA Connector



SATA Design Guidelines

Note: For proper operation, the requirements below must be met in full, and the programming of the UPHY pads (used for SATA) should match the Nvidia software default settings.

Table 23. SATA Signal Routing Requirements

Parameter		Requirement	Units	Notes
Specification				
Max Frequency	Bit Rate / UI	3.0 / 333.3	Gbps / ps	1.5GHz
Topology		Point to point		Unidirectional, differential
Configuration / Device Organization		1	load	
Max Load (per pin)		0.5	pf	
Termination		100	Ω	On die termination
Impedance				
Reference plane		GND		
Trace Impedance Diffe	erential Pair / Single Ended	95 / 45-55	Ω	±15%
Spacing				
Trace Spacing				
Pair-to-pair (inter-pair)	Stripline / Microstrip	3x / 4x	Dielectric	
To plane & capacitor pad	Stripline / Microstrip	3x / 4x		
To unrelated high-speed signals	Stripline / Microstrip	3x / 4x		
Length/Skew				
Breakout region	Max Length	41.9	ps	4x or wider dielectric height spacing is
	Spacing	Min width/spacing		preferred
Max Trace Length/Delay		76.2 (480)	Mm (ps)	
Max PCB Via distance from pin		6.29 (41.9)	mm (ps)	
Max Within Pair (Intra-Pair) Skew		0.15 (0.5)	mm (ps)	
Intra-pair matching between subsequ	ent discontinuities	0.15 (0.5)	mm (ps)	Do trace length matching before hitting discontinuities
Differential pair uncoupled length		6.29 (41.9)	mm (ps)	
AC Cap				
AC Cap Value	typical (max)	0.01 (0.012)	uF	
AC Cap Location (max distance from a	djacent discontinuities)	8 (53.22)	mm (ps)	The AC cap location should be located as close as possible to nearby discontinuities.
Via	·			
GND Via Placement	<u> </u>	Place ground vias as sy	mmetrically as p	ossible to data pair vias
		GND via distance should be placed less than 1x the diff pair via pitch		
Max # of vias		3		If all are through-hole
Via stub length		< 0.4	mm	



Requirement	Units	Notes		
Voiding the plane directly under the pad 3-4 mils larger than the pad size is recommended				
The size of voiding capad	an be same as the s	ize of pin		
•				
Type: SEMTECH RCla	mp0524p. Place Es	SD component near co	nnector.	
capacitance in ESD n an ESD component v for high speed links.	nay cause effect on vith low capacitanc The SEMTECH ESD	signal integrity, so it's e and whose package o	important to choose lesign is optimized	
8 (53)	mm (ps)			
IN_M Gnd	DUT_NI IN_PI	OUT_PI		
			nector. Refer to	
8 (53)	mm (ps)			
		·		
4x 3x	diff pair pitch	S1 must be taken care in order to		
135	deg (a)	consider Xtalk to	C - Δα Λ	
4x 1.5x 3x	Trace width	adjacent pair	n — >3w —	
	recommended The size of voiding capad Type: SEMTECH RCla A design may include capacitance in ESD on an ESD component of for high speed links. its 0.3pF capacitance 8 (53) RClamp0524f Type: TDK ACM2012 Common Mode Cho 8 (53) 4x 3x 135 4x 1.5x	recommended The size of voiding can be same as the spad Type: SEMTECH RClamp0524p. Place Est A design may include the footprints for capacitance in ESD may cause effect on an ESD component with low capacitance for high speed links. The SEMTECH ESD its 0.3pF capacitance. 8 (53) mm (ps) Type: TDK ACM2012D-900-2P. Only if r Common Mode Choke Requirement see 8 (53) mm (ps) 4x diff pair pitch 135 deg (a) 4x Trace width	Type: SEMTECH RClamp0524p. Place ESD component near condition of the size of pin pad Type: SEMTECH RClamp0524p. Place ESD component near conditions and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of the size of pin pad and with a selection of pin p	

Table 24. SATA Signal Connections

Jetson TX1 Pin Name	Туре	Termination	Description		
SATA_TX+/-	DIFF OUT	Series 0.01uF Capacitor	Differential Transmit Data Pair: Connect to SATA+/- pins of SATA		
			device/connector through termination (capacitor)		
SATA_RX+/-	DIFF IN	Series 0.01uF Capacitor near	Differential Receive Data Pair: Connect to SATA+/- pins of SATA		
		connector or near device if device	device/connector through termination (capacitor)		
		on main PCB			

Table 25. Recommended SATA observation (test) points for initial boards

Test Points Recommended	Location		
One for each of the SATA_TX_+/- output lines.	Near SATA device. Connector pins may serve as test points if accessible.		
One for each of the SATA_RX_+/- input lines.	Near Jetson TX1 module connector.		



5.4 Gigabit Ethernet

The Jetson TX1 integrates a Realtek RTL8153Al-VB-CG Gigabit Ethernet controller. The magnetics & RJ45 connector would be implemented on the Carrier board. Contact Realtek for Carrier board placement/routing guidelines.

Table 26. Jetson TX1 Gigabit Ethernet Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
E47	GBE_LINK_ACT#	-	GbE RJ45 connector Link ACT LED0	LAN	Output	CMOS – 3.3V tolerant
F50	GBE_LINK100#	-	GbE RJ45 connector Link 100 LED1	LAN	Output	CMOS – 3.3V Tolerant
F46	GBE_LINK1000#	-	GbE RJ45 connector Link 1000 LED2	LAN	Output	CMOS – 3.3V Tolerant
E49	GBE_MDI0-	-	GbE Transformer Data 0-	LAN	Bidir	MDI
E48	GBE_MDI0+	-	GbE Transformer Data 0+	LAN	Bidir	MDI
F48	GBE_MDI1-	-	GbE Transformer Data 1-	LAN	Bidir	MDI
F47	GBE_MDI1+	-	GbE Transformer Data 1+	LAN	Bidir	MDI
G49	GBE_MDI2-	-	GbE Transformer Data 2-	LAN	Bidir	MDI
G48	GBE_MDI2+	-	GbE Transformer Data 2+	LAN	Bidir	MDI
H48	GBE_MDI3-	-	GbE Transformer Data 3-	LAN	Bidir	MDI
H47	GBE_MDI3+	-	GbE Transformer Data 3+	LAN	Bidir	MDI

Figure 14. Jetson TX1 Ethernet Connections





Figure 15. Gigabit Ethernet Magnetics & RJ45 Connections



Note: The connections above match those used on the Jetson TX1 carrier board and are shown for reference.

Table 27. Ethernet MDI Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Reference plane		GND		
Trace Impedance	Diff pair / Single End	100 / 50	Ω	±15%. Differential impedance target is 100 Ω . 90 Ω can be used if 100 Ω



			is not achievable
Min Trace Spacing (Pair-Pair)	0.763	mm	
Max Trace Length	120 (755)	mm (ps)	This includes routing on Jetson TX1 & carrier board. The routing on Jetson TX1 is <10mm on any trace. The signals go through the main 400-pin board-board connector, so the max length should be kept as short as possible.
Max Within Pair (Intra-Pair) Skew	0.15 (1)	mm (ps)	
Number of Vias	minimum		Ideally there should be no vias, but if required for breakout to Ethernet controller or magnetics, keep very close to either device.

Table 28. Ethernet Signal Connections

Jetson TX1 Pin	Type	Termination	Description
Name			
GBE_MDI[3:0]+/-	DIFF	ESD device to GND per signal	Gigabit Ethernet MDI IF Pairs: Connect to Magnetics +/- pins
	I/O		
GBE_LINK_ACT	0	681Ω series resistor & 0.1uF capacitor to GND	Gigabit Ethernet ACT: Connect to ACK LED on connector.
GBE_LINK100	0	681Ω series resistor & 0.1uF capacitor to GND	Gigabit Ethernet Link 100: Connect to Link 100 LED on conn.
GBE_LINK1000	0	681Ω series resistor & 0.1uF capacitor to GND	Gigabit Ethernet Link 1000: Connect to Link 1000 LED on conn.
GBE_CTREF	na		Not used

Table 29. Recommended Gigabit Ethernet observation (test) points for initial boards

Test Points Recommended	Location
One for each of the MDI[3:0]+/- lines.	Near Jetson TX1 module connector & Magnetics device.



Tegra X1 Embedded designs can select from several display options including MIPI DSI & eDP for embedded displays, and HDMI or DP for external displays.

Table 30. Jetson TX1 Display General Pin Descriptions

Pin #	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
B28	LCD_BKLT_EN	LCD_BL_EN	Display Backlight Enable	Display (Backlight)	Output	CMOS – 1.8V
A25	LCD_TE	LCD_TE	Display Tearing Effect	Display (Control)	Input	CMOS – 1.8V
B26	LCD_VDD_EN	LCD_RST	Display Reset	Display (Control)	Output	CMOS – 1.8V
B27	LCD0_BKLT_PWM	LCD_BL_PWM	Display Backlight PWM #0	Display (Backlight)	Output	CMOS – 1.8V

6.1 MIPI DSI


Tegra supports eight total MIPI DSI data lanes and two clock lanes, allowing up to two 4-lane interfaces. These can be used for two separate displays, or together for a single display (clock lane per 4 data lanes still applies for the single display case. Each data lane has a peak bandwidth up to 1.5Gbps.

Table 31. Jetson TX1 DSI Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
G34	DSI0_CLK-	DSI_A_CLK_N	Display, DSI 0 Clock-	Display	Output	MIPI D-PHY
G33	DSI0_CLK+	DSI_A_CLK_P	Display, DSI 0 Clock+	Display	Output	MIPI D-PHY
F35	DSI0_D0-	DSI_A_D0_N	Display, DSI 0 Data 0-	Display	Output	MIPI D-PHY
F34	DSI0_D0+	DSI_A_D0_P	Display, DSI 0 Data 0+	Display	Output	MIPI D-PHY
H33	DSI0_D1-	DSI_A_D1_N	Display, DSI 0 Data 1-	Display	Output	MIPI D-PHY
H32	DSI0_D1+	DSI_A_D1_P	Display, DSI 0 Data 1+	Display	Output	MIPI D-PHY
C35	DSI1_D0-	DSI_A_D2_N	Display, DSI 1 Data 2-	Display (DSI)	Output	MIPI D-PHY
C34	DSI1_D0+	DSI_A_D2_P	Display, DSI 1 Data 2+	Display (DSI)	Output	MIPI D-PHY
E33	DSI1_D1-	DSI_A_D3_N	Display, DSI 1 Data 3-	Display	Output	MIPI D-PHY
E32	DSI1_D1+	DSI_A_D3_P	Display, DSI 1 Data 3+	Display	Output	MIPI D-PHY
G31	DSI2_CLK-	DSI_B_CLK_N	Display DSI 2 Clock-	Display	Output	MIPI D-PHY
G30	DSI2_CLK+	DSI_B_CLK_P	Display DSI 2 Clock+	Display	Output	MIPI D-PHY
F32	DSI2_D0-	DSI_B_D0_N	Display, DSI 2 Data 0-	Display	Output	MIPI D-PHY
F31	DSI2_D0+	DSI_B_D0_P	Display, DSI 2 Data 0+	Display	Output	MIPI D-PHY
H30	DSI2_D1-	DSI_B_D1_N	Display, DSI 2 Data 1-	Display	Output	MIPI D-PHY
H29	DSI2_D1+	DSI_B_D1_P	Display, DSI 2 Data 1+	Display	Output	MIPI D-PHY
C32	DSI3_D0-	DSI_B_D2_N	Display, DSI 3 Data 2-	Display (DSI)	Output	MIPI D-PHY
C31	DSI3_D0+	DSI_B_D2_P	Display, DSI 3 Data 2+	Display (DSI)	Output	MIPI D-PHY
E30	DSI3_D1-	DSI_B_D3_N	Display, DSI 3 Data 3-	Display	Output	MIPI D-PHY
E29	DSI3_D1+	DSI_B_D3_P	Display, DSI 3 Data 3+	Display	Output	MIPI D-PHY



Figure 16: DSI 2 x 4-Lane Connection Example



Note: If EMI/ESD devices are necessary, they must be tuned to minimize impact to signal quality, which must meet the DSI spec. requirements for the frequencies supported by the design.

MIPI DSI / CSI Design Guidelines

Table 32. MIPI DSI & CSI Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Max Frequency/Data Rate (per data lane)	750 / 1500	MHz/Mbps	
Number of Loads	1	load	
Reference plane	GND		
Trace Impedance Diff pair / Single Ended	90-100 / 45-50	Ω	±10%
Via proximity (Signal to reference)	< 0.65 (3.8)	mm (ps)	
Intra-pair Trace Spacing	0.15mm	mm	Can be adjusted to meet Differential Impedance.
			Loosely Coupled Diff. Pair recommended by Spec.
Inter-pair Trace Spacing Microstrip / Stripline	4x / 3x	dielectric	
Max PCB Breakout length	5	mm	
Max Trace Length/Delay	186 (1100)	mm (ps)	
Max Intra-pair Skew	1	ps	
Max Trace Delay Skew between DQ & CLK	5	ps	DQ includes all the data lines associated with a single
			clock. This may be 2 differential data lanes for a x2
			interface, or 4 differential data lanes for a x4
			interface.
Keep critical traces away from other signal traces or u	nrelated power traces/are	eas or power sup	pply components

MIPI DSI / CSI Connection Guidelines

Table 33. MIPI DSI Signal Connections

Jetson TX1 Pin	Туре	Termination	Description
Name			
DSI0_CK+/-	DIFF OUT		DSI 0 Differential Clock: Connect to CLKn & CLKp pins of the primary DSI display
DSI0_D[1:0]+/-	DIFF OUT		DSI 0 Differential Data Lanes 1:0: Connect to lower 2 lanes of the primary DSI
			display.
DSI1_D[1:0]+/-	DIFF OUT		DSI 1 Differential Data Lanes 1:0: Connect to upper two lanes of the primary 4
			lane DSI display.
DSI2_CK+/-	DIFF OUT		DSI 2 Differential Clock: Connect to CLKn & CLKp pins of either the primary DSI
			display if it supports a 2 x4 lane interface, or a secondary DSI display



DSI2_D[1:0]+/-	DIFF OUT	DSI 2 Differential Data Lanes 1:0: Connect to lower 2 lanes of a secondary DSI
		display or lower 2 lanes of the upper 4 lanes of the primary DSI display
		supporting a 2 x4 lane interface.
DSI3_D[1:0]+/-	DIFF OUT	DSI 3 Differential Data Lanes 1:0: Connect to upper 2 lanes of a secondary DSI
		display or upper 2 lanes of upper 4 lanes of the primary DSI display supporting a
		2 x4 lane interface.
LCD_TE	1	LCD Tearing Effect: Connect to LCD Tearing Effect pin if supported
LCD_BL_EN	0	LCD Backlight Enable: Connect to LCD backlight solution enable if supported
LCD0_BKLT_PWM	0	LCD Backlight Pulse Width Modulation: Connect to LCD backlight solution PWM
		input if supported

Table 34. Recommended DSI observation (test) points for initial boards

Test Points Recommended	Location
One for each signal line.	Near display. Panel connector pins can be used if accessible.

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces


6.2 eDP

Table 35. Jetson TX1 eDP / DP Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type	
B34	DP0_AUX_CH-	DP_AUX_CH0_N	Display Port 0 Auxiliary Channel-	Display (eDP/DP)	Bidir	AC-Coupled on Carrier	
B35	DP0_AUX_CH+	DP_AUX_CH0_P	Display Port 0 Auxiliary Channel+	Display (eDP/DP)	Bidir	Board (eDP/DP) or Open- Drain, 1.8V (3.3V tolerant - I2C)	
B36	DP0_HPD	DP_HPD0	Display Port 0 Hot Plug Detect	Display (eDP/DP)	Input	CMOS – 1.8V	
H38	DP0_TX0-	EDP_TXD0_N	Display Port 0 Data Lane 0-	Display	Output	AC-Coupled on Carrier	
H39	DP0_TX0+	EDP_TXD0_P	Display Port 0 Data Lane 0+	Display	Output	Board	
F37	DP0_TX1-	EDP_TXD1_N	Display Port 0 Data Lane 1-	Display	Output	AC-Coupled on Carrier	
F38	DP0_TX1+	EDP_TXD1_P	Display Port 0 Data Lane 1+	Display	Output	Board	
G36	DP0_TX2-	EDP_TXD2_N	Display Port 0 Data Lane 2-	Display	Output	AC-Coupled on Carrier	
G37	DP0_TX2+	EDP_TXD2_P	Display Port 0 Data Lane 2+	Display	Output	Board	
H35	DP0_TX3-	EDP_TXD3_N	Display Port 0 Data Lane 3-	Display	Output	AC-Coupled on Carrier	
H36	DP0_TX3+	EDP_TXD3_P	Display Port 0 Data Lane 3+	Display	Output	Board	

Tegra supports an eDP interface. See the Tegra X1 Series Data Sheet for the maximum resolution supported. The eDP interface can also be used for DP – see the DP section for connections.

Figure 17: eDP Connection Example





- Note: HPD only applicable if interface used for DP instead of eDP. See DP section for additional DP_AUX connection details.
 - If eDP interface used for DP, note that HDCP is not supported.

eDP Routing Guidelines

Figure 18: eDP (Differential Main Link) Topology




Table 36. eDP Main Link Signal Routing Requirements (Including DP_AUX)

Parameter	Requirement	Units	Notes
Max Data Rate (per data lane)	5.4	Gbps	
Min UI	185	ps	
Number of Loads	1	load	
Topology			Point-Point, Differential, Unidirectional
Termination	100	Ω	On die at TX/RX
Reference plane	GND		
Trace Impedance Differenti Single	95 85	Ω (±10%)	 100Ω by spec. 95Ω/85Ω are options for implementation intrinsic Zdiff does not account for trace coupling 95Ω is to account for DP-HDMI co-layout 85Ω is to account for low-loss profile
Trace loss characteristic:	< 0.8	dB/in @ 2.7GHz	The following max length is derived based on this characteristic. The length constraint must be re-defined if the loss characteristic is changed
Max Total Delay (Jetson TX1 pin to connector)			Stripline is preferred.
-	ripline 215 (1137.5) rostrip 215 (975)	mm (ps)	175ps/inch delay for stripline & 150ps/inch delay for microstrip used for delay calculations.
HBR2 Sti Microstrip (w/5x dielectric height sp Microstrip (w/7x dielectric height sp	0, ,		
Pair-to-pair spacing St Microstrip (HBR & Microstrip (•	dielectric	Stripline: 3x of the thinner of above and below
PCB main link to AUX Spacing Strip Micro	oline 3x strip 5x	dielectric	Stripline: 3x of the thinner of above & below
Max Intra-Pair (within pair) Skew	0.15 (1)	mm (ps)	Do not perform length matching within breakout region. Do trace length matching before hitting discontinuity (i.e. matching to <1ps before the vias or any discontinuity to minimize common mode conversion.) (.
Max Inter-Pair (pair to pair) Skew	150	ps	
GND transition Via	< 1x	diff pair pitch	For signals switching reference layers, add symmetrical ground stitching Via near signal Vias. GND Via distance should be < 1X diff pair Via pitch
Max signal transition Vias PT	H vias 2		
HDI (micro	o) vias Not limited		If total channel loss meets IL spec
Max Via stub length	1	mm	
AC coupling cap	100	nF	Discrete 0402
Max Dist. from AC cap to conn. RBR/	HBR No requirement HBR2 0.5	in	
AC cap pad voiding RBR/	HBR2 No voiding HBR2 required		HBR2 : Voiding the plane directly under the pad 3-4 mils larger than the pad size is recommended.



Table 37. Additional eDP Requirements/Recommendations

Specification	Notes
BR/ No voiding required H Voiding required	HBR2: Standard DP Connector: Voiding requirement is stack-up dependent. For typical stack- ups, voiding on the layer under the connector pad is required to be 5.7mil larger than the connector pad.
Y-pattern is recommended. keep symmetry"	Xtalk suppression is the best by Y-pattern. Also it can reduce the limit of pair-pair distance.
 Place GND via as symmetrically as possible to the data pair vias Up to 4 signal vias (2 diff pairs) can share a single GND return via 	GND via is used to maintain return path, while its Xtalk suppression is limited
Microstrip >= 4x dielectric height Stripline >= 3x dielectric height"	
No 90deg bends; >=135deg (a)	C A
A >= 4x trace width	
Length of B, C >= 1.5x trace width	В
0	Lad
S1 must be taken care in order to consider Xtalk to adjacent pair	»1
	BR/ No voiding required Voiding required Y-pattern is recommended. keep symmetry" - Place GND via as symmetrically as possible to the data pair vias - Up to 4 signal vias (2 diff pairs) can share a single GND return via" Microstrip >= 4x dielectric height Stripline >= 3x dielectric height" No 90deg bends; >=135deg (a) A >= 4x trace width

Table 38. eDP Signal Connections

Jetson TX1 Pin	Туре	Termination	Description
Name			
DP0_TX[3:0]+/-	0	Series 0.1uF capacitors on all lines	eDP/DP Differential CLK/Data Lanes: Connect to matching pins on display connector.
DP0_AUX+/-	I/OD	Series 0.1uF capacitors	eDP/DP: Auxiliary Channels: Connect to AUX_CH+/- on display connector.
DP0_HPD	1		eDP/DP: Hot Plug Detect: Connect to HPD pin on display connector.

Table 39. Recommended eDP/DP observation (test) points for initial boards

Test Points Recommended	Location
One for each signal line.	Near display connector. Connector pins can be used if accessible.

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces



A standard DP 1.2a or HDMI V2.0 interface is supported. These share the same set of interface pins, so either Display Port or HDMI can be supported natively. Dual-Mode DisplayPort(DP++) can be supported, in which the DisplayPort connector logically outputs TMDS signaling to a DP-to-HDMI dongle.

Table 40. Jetson TX1 HDMI / DP Pin Descriptions


Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
A34	DP1_AUX_CH-	DP_AUX_CH1_N	Display Port 1 Aux- or HDMI DDC SDA	Display (DP/HDMI)	Bidir	AC-Coupled on Carrier
A35	DP1_AUX_CH+	DP_AUX_CH1_P	Display Port 1 Aux+ or HDMI DDC SCL	Display (DP/HDMI)	Bidir	Board (eDP/DP) or Open- Drain, 1.8V (3.3V tolerant) (DDC/I2C)
A33	DP1_HPD	HDMI_INT_DP_HPD	P_HPD Display Port 1 Hot Plug Detect Display		Input	CMOS – 1.8V
E38	DP1_TX0-	HDMI_DP_TXDN0	DisplayPort 1 Lane 0- / HDMI Lane 2-	Display	Output	AC-Coupled on Carrier
E39	DP1_TX0+	HDMI_DP_TXDP0	DisplayPort 1 Lane 0+ / HDMI Lane 2+	Display	Output	Board
C37	DP1_TX1-	HDMI_DP_TXDN1	DisplayPort 1 Lane 1- / HDMI Lane 1-	Display (DP/HDMI)	Output	AC-Coupled on Carrier
C38	DP1_TX1+	HDMI_DP_TXDP1	DisplayPort 1 Lane 1+ / HDMI Lane 1+	Display (DP/HDMI)	Output	Board
D36	DP1_TX2-	HDMI_DP_TXDN2	DisplayPort 1 Lane 2- / HDMI Lane 0-	Display	Output	AC-Coupled on Carrier
D37	DP1_TX2+	HDMI_DP_TXDP2	DisplayPort 1 Lane 2+ / HDMI Lane 0+	Display	Output	Board
E35	DP1_TX3-	HDMI_DP_TXDN3	DisplayPort 1 Lane 3- / HDMI Clk Lane-	Display	Output	AC-Coupled on Carrier
E36	DP1_TX3+	HDMI_DP_TXDP3	DisplayPort 1 Lane 3+ / HDMI Clk Lane+	Display	Output	Board
B33	HDMI_CEC	HDMI_CEC	HDMI CEC	Display (DP/HDMI)	Bidir	Open Drain, 1.8V

Table 41. DP/HDMI Pin Mapping

Jetson TX1 Pin Name	Pin #s	HDMI	DP
DP1_TX0+	E39	TX2+	TX0+
DP1_TX0-	E38	TX2-	TX0-
DP1_TX1+	C38	TX1+	TX1+
DP1_TX1-	C37	TX1-	TX1-
DP1_TX2+	D37	TX0+	TX2+
DP1_TX2-	D36	TX0-	TX2-
DP1_TX3+	E36	TXC+	TX3+
DP1_TX3-	E35	TXC -	TX3-




Figure 19: HDMI Connection Example



- Note: 1. Level shifters required on DDC/HPD. Tegra pads are not 5V tolerant & cannot directly meet HDMI V_{IL}/V_{IH} requirements.
 - 2. HPD level shifter can be non-inverting or inverting.
 - 3. If EMI/ESD devices are necessary, they must be suitable for the frequencies supported by the design.

Figure 20: HDMI Clk/Data Topology



Note: 6Ω , 1% R_s series resistor should be included if differential trace impedance can only hit 95 Ω instead of 100 Ω target.

Table 42. HDMI Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency / UI		5.94 / 168	Gbps / ps	Per lane – not total link bandwidth
Topology		Point to point		Unidirectional, Differential
Termination	At Receiver	100	Ω	Differential To 3.3V at receiver
	On-board	500		To GND near connector
Reference plane		GND		
Trace Impedance	Differential pair	100	Ω	±15%. Differential impedance target is 100Ω . If only 95Ω is
	Single Ended	45		achievable, see "Additional HDMI Guidelines" table for RS
				usage guidelines.
trace loss characteristic:		< 0.8	dB/in @	the following max length is derived based on this



Parameter	Requirement	Units	Notes
		3GHz	characteristic. The length constraint must be re-defined if
	< 0.4	dB/in@	the loss characteristic is changed
		1.5GHz"	
Max Total Delay (L1+L2+L4+L5+L6 – d HDMI 2.0/1.4b)			Stripline is preferred.
Stripline	63.5 (1137.5)	mm/in (ps)	175ps/inch delay for stripline & 150ps/inch delay for
Microstrip (w/5x dielectric height spacing)	50.8 (750)		microstrip used for delay calculations.
Microstrip (w/7x dielectric height spacing)	63.5 (900ps)		
Pair-to-pair spacing Stripline	3x	dielectric	
Microstrip (before 1.4b)	4x		
Microstrip (1.4b & 2.0)	5x to 7x		
Max Intra-Pair (within pair) Skew	0.15 (1)	mm (ps)	Do not perform length matching within breakout region. Do trace length matching before hitting discontinuity (i.e. matching to <1ps before the vias or any discontinuity to minimize common mode conversion.) (.
Max Inter-Pair (pair to pair) Skew	150	ps	
GND transition Via	< 1x	diff pair pitch	For signals switching reference layers, add symmetrical ground stitching Via near signal Vias. GND Via distance should be < 1X diff pair Via pitch
Max signal transition Vias PTH vias	2		
HDI (micro) vias	Not limited		If total channel loss meets IL spec
Max Via stub length	0.4	mm	
Max distance from R _{PD} to HDMI connector (L4+L5+L6)	12.7	mm	
Max distance from R _{PD} to main trace (L3)	1	mm	
Max distance from AC _{CAP} to R _{PD} stubbing point (L2)	0	mm	



Table 43. Additional HDMI Guidelines

Parameter	Specification	Notes
Via Structure	Y-pattern is recommended. keep symmetry"	Xtalk suppression is the best by Y-pattern. Also it can
	The impedance dip $\geq 97\Omega$ @200ps $\geq 92\Omega$ @35ps Recommended via dimension for impedance control:	reduce the limit of pair-pair distance.
	- drill/pad = 200um/400um - antipad > 840um - via pitch >= 880um"	
Layout Example	Rpd Cac CMC	ESD Rs
	with short stub PTH via to connect FET (and optional choke) on opposite side	(X) Test point with long via stub is strongly forbidden.Use pad instead of via!
AC Cap		
Value	0.1uf	
Location	Must be placed before pull-down resistor	Distance between the AC cap and the HDMI connector basically is not restricted.
Placement layer For Standard PCB w/PTH via	Place AC cap on top if main route below core	
For HDI PCB		
Void	GND (or PWR) void under/above cap is preferred	
R _{PD} (Pull-down resistor), Choke & FET		
Value Location	499Ω, 1%	
Location	 Must be placed after AC cap Distance to the main trace, L3 <= 1mm Distance to the HDMI connector : < 0.5""" 	
Placement layer	On same layer as AC cap FET & optional choke can be placed on the opposite layer thru a PTH via	Main-Cac via with short stub Cac Rpd PTH via to connect FET (and optional choke) on opposite side
Choke (between R _{PD} & FET)	- Can be choke or trace - Choke: >600 Ω @100MHz or 1uH at DC~100MHz	
Void	- Trace: max Rdc <= 20mW"	<u> </u>
Void CMC (Common-Mode Choke)	GND (or PWR) void under/above the cap is preferred Stuffing option. Not recommended to be installed unles	cs EMI issues are soon
common-mode impedance @ 100MHz	min = 65Ω ; max = 90Ω	10000 10000
R _{DC}	≤0.3Ω	1000
Differential TDR Impedance	90Ω ±15% @ Tr=200ps (10%-90%)	Common mode
Sdd21 @ 2.5GHz	< 2.22dB	where the state of
Scc21 @ 2.5GHz	> 19.2dB	10 Ditterential mode
Location	Within 8mm of any adjacent discontinuity (i.e. connector, via, or other added-on components)	1 10 100 1000 10000 10000 Frequency (MHz)
ESD		Frequency(MFIZ)
Max junction capacitance (IO to GND)	0.35pF	e.g. ON-Semiconductor ESD8040
Footprint	The pad should be on the main trace instead of having a trace stub	IN_P OUT_P IN_N OUT_N Gnd



Parameter	Specification	Notes
Location	After R _{PD} & CMC, but before R _S	
Void	GND (or PWR) void under/above the device is preferred	
Rs		
Value	6Ω, ±10%	
Location	After all components – Just before HDMI connector	
Void	GND (or PWR) void under/above the device is preferred	
GND void under connector pins	Voiding the ground below the signal lanes 0.1448(5.7mil) larger than the pin itself	


Table 44. HDMI Signal Connections

Jetson TX1 Pin Name	Type	Termination (see note on ESD)	Description
DP1_TX3+/-	DIFF	0.1uF series ACCAP → 500 Ω RPD (controlled by FET)	HDMI Differential Clock: Connect to C-/C+ & pins on
	OUT	\rightarrow 6 Ω RS (if required) \rightarrow EMI/ESD (if required).	HDMI Connector
DP1_TX[2:0] +/-	DIFF		HDMI Differential Data: Connect to D[0:2]+/- pins (See
	OUT		DP/HDMI Pin Mapping table)
DP1_HPD	- 1	Tegra to Connector: $10k\Omega$ PU to $1.8V \rightarrow$ level shifter \rightarrow	HDMI Hot Plug Detect: Connect to HPD pin on HDMI
		100kΩ series resistor. 100kΩ to GND on connector side.	Connector
HDMI_CEC	I/OD	Gating circuitry, See connection figure or reference	HDMI Consumer Electronics Control: Connect to CEC
		schematics for details.	on HDMI Connector through circuitry.
DP1_AUX_CH+/-	I/OD	From Tegra to Connector: 10kΩ PU to 3.3V → level	HDMI: DDC Interface – Clock and Data: Connect
		shifter \rightarrow 1.8k Ω PU to 5V \rightarrow connector pin	DP1_AUX_CH+ to SCL & DP1_AUX_CH- to SDA on
			HDMI Connector
HDMI 5V Supply	Р	Adequate decoupling (0.1uF & 10uF recommended) on	HDMI 5V supply to connector: Connect to +5V on
		supply near connector.	HDMI Connector.

Note: Any ESD and/or EMI solutions must support targeted modes (frequencies).

6.3.2 DP

Figure 21: DP Connection Example




Note: 1. Level shifter required on DP1_HPD to avoid the pin from being driven when Tegra is off. The level shifter must be non-inverting (preserve the polarity of the HPD signal from the display).

2. Any EMI/ESD included on the HDMI_DP pins must be suitable for the highest frequency modes supported (<1pf capacitive load recommended).



Figure 22: Optional Circuit for Dual-Mode (DP/HDMI) Support



DP Interface Signal Routing Requirements

See eDP Signal Routing Requirements.

Table 45. DP Signal Connections

Jetson TX1 Pin Name	Type	Termination (see note on ESD)	Description		
DP[1:0]_TX[3:0]+/-	0	Series 0.1uF capacitors. EMI/ESD external (if required)	DP Differential Lanes: Connect to D[3:0]+/-		
DP[1:0]_HDP	I	Non-inverting level-shifter \rightarrow 1k Ω series resistor \rightarrow	DP Interrupt (Hot Plug Detect): Connect to HPD pin o		
		EMI/ESD (if required).	DP Connector w/termination described.		
DP[1:0]_AUX_CH+/-	I/OD	From Tegra-Connector: 100KΩ PD on +/- near Tegra,	DP: Auxiliary Channels: Connect to AUX_CH+/- on DP		
		series 0.1uF caps, then 100KΩ PD on AUX+ & 100KΩ PU	connector		
		to 3.3V on AUX \rightarrow EMI/ESD (if required).			
DP 3.3V Supply	Р	Adequate decoupling (0.1uF & 10uF recommended) on	DP supply to connector: Connect 3.3V supply pin on DP		
		supply near connector.	connector to VDD_3V3_SYS.		

Note: Any ESD and/or EMI solutions must support targeted modes (frequencies).

Table 46. Recommended HDMI / DP observation (test) points for initial boards

Test Points Recommended	Location
One for each signal line.	Near display connector. Connector pins can be used if accessible.

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces



7.0 MIPI CSI (VIDEO INPUT)

Tegra supports three MIPI CSI x4 bricks, allowing a variety of device types and combinations to be supported. Up to two quad lane stereo cameras or 6 dual lane camera streams are available. Each data lane has a peak bandwidth of up to 1.5Gbps.

Table 47. Jetson TX1 CSI Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
G27	CSI0_CLK-	CSI_A_CLK_N	Camera, CSI 0 Clock-	Cameras	Input	MIPI D-PHY
G28	CSI0_CLK+	CSI_A_CLK_P	Camera, CSI 0 Clock+	Camera	Input	MIPI D-PHY
F28	CSI0_D0-	CSI_A_D0_N	Camera, CSI 0 Data 0-	Camera	Input	MIPI D-PHY
F29	CSI0_D0+	CSI_A_D0_P	Camera, CSI 0 Data 0+	Camera	Input	MIPI D-PHY
H26	CSI0_D1-	CSI_A_D1_N	Camera, CSI 0 Data 1-	Camera	Input	MIPI D-PHY
H27	CSI0_D1+	CSI_A_D1_P	Camera, CSI 0 Data 1+	Camera	Input	MIPI D-PHY
D27	CSI1_CLK-	CSI_B_CLK_N	Camera, CSI 1 Clock-	Camera	Input	MIPI D-PHY
D28	CSI1_CLK+	CSI_B_CLK_P	Camera, CSI 1 Clock+	Camera	Input	MIPI D-PHY
C28	CSI1_D0-	CSI_B_DO_N	Camera, CSI 1 Data 0-	Camera	Input	MIPI D-PHY
C29	CSI1_D0+	CSI_B_D0_P	Camera, CSI 1 Data 0+	Camera	Input	MIPI D-PHY
E26	CSI1_D1-	CSI_B_D1_N	Camera, CSI 1 Data 1-	Camera	Input	MIPI D-PHY
E27	CSI1_D1+	CSI_B_D1_P	Camera, CSI 1 Data 1+	Camera	Input	MIPI D-PHY
G24	CSI2_CLK-	CSI_C_CLK_N	Camera, CSI 2 Clock-	Camera	Input	MIPI D-PHY
G25	CSI2_CLK+	CSI_C_CLK_P	Camera, CSI 2 Clock+	Camera	Input	MIPI D-PHY
F25	CSI2_D0-	CSI_C_D0_N	Camera, CSI 2 Data 0-	Camera	Input	MIPI D-PHY
F26	CSI2_D0+	CSI_C_D0_P	Camera, CSI 2 Data 0+	Cameras	Input	MIPI D-PHY
H23	CSI2_D1-	CSI_C_D1_N	Camera, CSI 2 Data 1-	Camera	Input	MIPI D-PHY
H24	CSI2_D1+	CSI_C_D1_P	Camera, CSI 2 Data 1+	Cameras	Input	MIPI D-PHY
D24	CSI3_CLK-	CSI_D_CLK_N	Camera, CSI 3 Clock-	Camera	Input	MIPI D-PHY
D25	CSI3_CLK+	CSI_D_CLK_P	Camera, CSI 3 Clock+	Camera	Input	MIPI D-PHY
C25	CSI3_D0-	CSI_D_D0_N	Camera, CSI 3 Data 0-	Camera	Input	MIPI D-PHY
C26	CSI3_D0+	CSI_D_D0_P	Camera, CSI 3 Data 0+	Camera	Input	MIPI D-PHY
E23	CSI3_D1-	CSI_D_D1_N	Camera, CSI 3 Data 1-	Camera	Input	MIPI D-PHY
E24	CSI3_D1+	CSI_D_D1_P	Camera, CSI 3 Data 1+	Camera	Input	MIPI D-PHY
G21	CSI4_CLK-	CSI_E_CLK_N	Camera, CSI 4 Clock-	Cameras	Input	MIPI D-PHY
G22	CSI4_CLK+	CSI_E_CLK_P	Camera CSI 4 Clock+	Camera	Input	MIPI D-PHY
F22	CSI4_D0-	CSI_E_D0_N	Camera, CSI 4 Clock-	Camera	Input	MIPI D-PHY
F23	CSI4_D0+	CSI_E_D0_P	Camera, CSI 4 Clock+	Camera	Input	MIPI D-PHY
H20	CSI4_D1-	CSI_E_D1_N	Camera, CSI 4 Data 1-	Camera	Input	MIPI D-PHY
H21	CSI4_D1+	CSI_E_D1_P	Camera, CSI 4 Data 1+	Camera	Input	MIPI D-PHY
D21	CSI5_CLK-	CSI_F_CLK_N	Camera, CSI 5 Clock-	Camera	Input	MIPI D-PHY
D22	CSI5_CLK+	CSI_F_CLK_P	Camera, CSI 5 Clock+	Camera	Input	MIPI D-PHY
C22	CSI5_D0-	CSI_F_D0_N	Camera, CSI 5 Data 0-	Camera	Input	MIPI D-PHY
C23	CSI5_D0+	CSI_F_D0_P	Camera, CSI 5 Data 0+	Camera	Input	MIPI D-PHY
E20	CSI5_D1-	CSI_F_D1_N	Camera, CSI 5 Data 1-	Camera	Input	MIPI D-PHY
E21	CSI5_D1+	CSI_F_D1_P	Camera, CSI 5 Data 1+	Camera	Input	MIPI D-PHY

Table 48. Jetson TX1 Camera Miscellaneous Pin Descriptions

Pin #	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type	
F9	CAM0_MCLK	CAM1_MCLK	Camera 0 Reference Clock	Camera	Output	CMOS – 1.8V	
F8	CAM1_MCLK	CAM2_MCLK	Camera 1 Reference Clock	Camera	Output	CMOS – 1.8V	
G8	GPIO0_CAM0_PWR#	CAM1_PWDN	Camera 1 Powerdown	Camera O		CMOS – 1.8V	
F7	GPIO1_CAM1_PWR#	CAM2_PWDN	Camera 1 Powerdown	Camera	Output	CMOS – 1.8V	
Н8	GPIO2_CAM0_RST#	CAM_RST	Camera Reset	Camera	Output	CMOS – 1.8V	
H7	GPIO3_CAM1_RST#	CAM_AF_EN	Camera Autofocus Enable	Camera	Output	CMOS – 1.8V	
G7	GPIO4 CAM STROBE	CAM1_STROBE	Camera 1 Strobe	Camera	Output	CMOS – 1.8V	
D7	GPIO5_CAM_FLASH_EN	CAM_FLASH_EN	Camera Flash Enable	Cameras	Output	CMOS – 1.8V	




Table 49. CSI Configurations

Cameras	CSI_A	CSI_B	CSI_B	CSI_C	CSI_D	CSI_D	CSI_E	CSI_F	CSI_F
	CLK/Data[1:0]	CLK	Data[1:0]	CLK/Data[1:0]	CLK	Data[1:0]	CLK/Data[1:0]	CLK	Data[1:0]
2-Lanes Each									
1 of 6 Cameras	٧								
2 of 6 Cameras		٧	٧						
3 of 6 Cameras				٧					
4 of 6 Cameras					٧	٧			
5 of 6 Cameras							٧		
6 of 6 Cameras								٧	٧
4-Lanes Each									
1 of 3 Cameras	٧		٧						
2 of 3 Cameras				٧		٧			
3 of 3 Cameras							٧		٧

Note: - Each 2-lane options shown above can also be used for one single lane camera as well

- Combinations of 1, 2 & 4-lane cameras are supported, as long as any 4-lane cameras come from one of the configurations shown above


Figure 23: Camera CSI Connections



Note: Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.



Figure 24: Camera Control Connections



Note: 1. If Tegra is providing flash control (as shown above), GPIO5_CAM_FLASH_EN & GPIO4_CAM_STROBE must be used.

2. Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.

CSI Design Guidelines

CSI & DSI use the MIPI D-PHY for the physical interface. The routing & connection requirements are found in the DSI section.

Table 50. MIPI CSI Signal Connections

Jetson TX1 Pin	Type	Termination	Description
Name			
CSI[5:0]_CLK+/-	I	See note	CSI Differential Clocks: Connect to clock pins of camera. See the CSI Configurations table for details
CSI[5:0]_D[1:0]+/-	1/0	See note	CSI Differential Data Lanes: Connect to data pins of camera. See the CSI Configurations table for
			details

Note: Depending on the mechanical design of the platform and camera modules, ESD protection may be necessary. In addition, EMI control may be needed. Both are shown in the Camera Connection Example diagram. Any EMI/ESD solution must be compatible with the frequency required by the design.

Table 51. Recommended CSI observation (test) points for initial boards

Test Points Recommended	Location		
One per signal line.	Near Jetson TX1 module pins		

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces

Table 52. Miscellaneous Camera Connections

Jetson TX1 Pin Name	Type	Termination	Description		
I2C_CAM_CLK	0	1kΩ Pull-ups VDD_1V8 (on Jetson TX1).	Camera I2C Interface: Connect to I2C SCL & SDA pins of imager		
I2C_CAM_DAT	1/0	See note related to EMI/ESD under MIPI			
		CSI Signal Connections table.			
CAM[1:0]_MCLK	0	120Ω Bead in series (on Jetson TX1) See	Camera Master Clocks: Connect to Camera reference clock		
		note related to EMI/ESD under MIPI CSI	inputs.		
		Signal Connections table.			
GPIO1_CAM1_PWR#	1/0		Camera Power Control signals (or GPIOs [1:0]): Connect to		
GPIO0_CAM0_PWR#			power down pins on camera(s).		
GPIO4_CAM_STROBE			Camera Strobe Enable (or GPIO 4): Connect to camera strobe		
		See note related to ESD under MIPI CSI	circuit unless strobe control comes from camera module.		
GPIO5_CAM_FLASH_EN	0	Signal Connections table.	Camera Flash Enable: Connect to enable of flash circuit		
GPIO3_CAM1_RST#	0	Signal Connections table.	Camera Resets (or GPIO [3:2]): Connect to reset pin on any		
GPIO2_CAM0_RST#			cameras with this function. If Auto Focus Enable is required,		
			connect GPIO3_CAM1_RST# to AF_EN pin on camera module &		
			use GPIO2 CAMO RST# as common reset line.		



8.0 SDIO/SDCARD/EMMC

Jetson TX1 has four SD/MMC interfaces. Two are used on the Jetson TX1 for eMMC & Wi-Fi/BT. The other two are brought to the connector pins for SD Card & SDIO use.

Table 53. Jetson TX1 SDMMC Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
G18	SDCARD_CLK	SDMMC1_CLK	SD Card Clock	SD Card	Output	CMOS - 3.3/1.8V
G19	SDCARD_CMD	SDMMC1_CMD	SD Card Command	SD Card	Bidir	CMOS – 3.3/1.8V
H18	SDCARD_D0	SDMMC1_DAT0	SD Card Data 0	SD Card	Bidir	CMOS - 3.3V/1.8V
H17	SDCARD_D1	SDMMC1_DAT1	SD Card Data 1	SD Card	Bidir	CMOS – 3.3V/1.8V
F19	SDCARD_D2	SDMMC1_DAT2	SD Card Data 2	SD Card	Bidir	CMOS - 3.3/1.8V
F18	SDCARD_D3	SDMMC1_DAT3	SD Card Data 3	SD Card	Bidir	CMOS - 3.3/1.8V
B30	SDIO_CLK	SDMMC3_CLK	SDIO Clock	SDIO	Output	CMOS – 1.8V
B29	SDIO_CMD	SDMMC3_CMD	SDIO Command	SDIO	Bidir	CMOS – 1.8V
B32	SDIO_D0	SDMMC3_DAT0	SDIO Data 0	SDIO	Bidir	CMOS – 1.8V
A32	SDIO_D1	SDMMC3_DAT1	SDIO Data 1	SDIO	Bidir	CMOS – 1.8V
A31	SDIO_D2	SDMMC3_DAT2	SDIO Data 2	SDIO	Bidir	CMOS – 1.8V
A30	SDIO_D3	SDMMC3_DAT3	SDIO Data 3	SDIO	Bidir	CMOS – 1.8V
F17	SDCARD_CD#	GPIO_PZ1	SD Card Card Detect	SD Card	Input	CMOS – 1.8V
H16	SDCARD_PWR_EN	GPIO_PZ3	SD Card power switch Enable	SD Card	Output	CMOS – 1.8V
F20	SDCARD_WP	GPIO_PZ4	SD Card Write Protect	SD Card	Input	CMOS – 1.8V
A29	SDIO_RST#	NFC_EN	Secondary Wi-Fi Enable	Wi-Fi Enable to M.2	-	-

Note: Signals highlighted in Cyan may not be available on future modules.


Table 54. SDIO / SD Card / eMMC Interface Mapping

Jetson TX1 Pins	Tegra Interface	Width	Usage
SDCARD	SDMMC1	4-bit	SD (Primary SD Card)
N/A	SDMMC2	4-bit	Used on Jetson TX1 for Primary Wi-Fi
SDIO	SDMMC3	4-bit	SDIO (2 nd Wi-Fi, etc.)
N/A	SDMMC4	8-bit	Used on Jetson TX1 for eMMC

8.1 SD Card

The Figure shows a standard SD socket. Internal pull-up resistors are used for SDCARD Data/CMD lines, so external pull-ups are not required.

Figure 25. Tegra SD Card Socket Connection Example





Notes:

- 1. If EMI and/or ESD devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.
- 2. Supply (load switch, etc.) used to provide power to the SD Card must be current limited if the supply is shorted to GND.

Table 55. SDIO/SDCARD Interface Signal Routing Requirements

Parameter			Requirement	Units	Notes
Max Frequency	3.3V Signaling	DS	25 (12.5)	MHz (MB/s)	See Note 1
		HS	50 (25)		
	1.8V Signaling	SDR12	25 (12.5)		
		SDR25	50 (25)		
		SDR50	100 (50)		
		SDR104	208 (104)		
		DDR50	50 (50)		
Topology			Point to point		
Reference plane			GND or PWR		See Note 2
Trace Impedance			50	Ω	±15%. 45Ω optional depending on stack-up
Max Via Count		PTH	4		Independent of stack-up layers
		HDI	10		Depends on stack-up layers
Via proximity (Signal to	reference)		< 3.8 (24)	mm (ps)	Up to 4 signal Vias can share 1 GND return Via
Trace spacing	Micros	trip / Stripline	4x / 3x	dielectric	
Trace length					
SDR50 / SDR25 / SI	DR12 / HS / DS	Min	16 (100)	mm (ps)	
		Max	139 (876)		
SDR104 / DDR50		Min	16 (100)		
		Max	83 (521)		
Max Trace Delay Skew in/between CLK & CMD/DAT					See Note 3
SDR50 / SDR25 / SDR12 / HS / DS			14 (87.5)	Mm (ps)	
	SDI	R104 / DDR50	2 (12.5)		
Keep CLK, CMD & DATA	traces away from other si	gnal traces or u	inrelated power trace	es/areas or powe	er supply components

Note: 1.

- 1. Actual frequencies may be lower due to clock source/divider limitations.
- 2. If PWR, 0.01uF decoupling cap required for return current
- 3. If routing to SD Card socket includes a flex or 2nd PCB, max trace & skew calculations must include PCB & flex routing.

Table 56. SD Card Loading vs Drive Type

General SD Card Compliance	Parameter	Value	Units	Notes
C _{CARD} (C _{DIF} +C _{PKG})	Min	5	pF	Spec best case value
-CARD (-DIE -TRO)	Max	10	pF	Spec worst case value
Drive Type	Α	33	Ω	UHS50 Card = optional, UHS104 Card = mandatory
	В	50	Ω	UHS50 Card = mandatory, UHS104 Card = mandatory
	С	66	Ω	UHS50 Card = optional, UHS104 Card = mandatory
	D	100	Ω	UHS50 Card = optional, UHS104 Card = mandatory
F _{MAX} (CLK base frequency)	SDR104	208	MHz	Single data rate up to 104MB/sec
WAX (//	DDR50	50	MHz	Double data rate up to 50MB/sec
	SDR50	100	MHz	Single data rate up to 50MB/sec
	SDR25	50	MHz	Single data rate up to 25MB/sec
	SDR12	25	MHz	Single data rate up to 12.5MB/sec
	HS	50	MHz	Single data rate up to 25MB/sec
	DS	25	MHz	Single data rate up to 12.5MB/sec
C _{LOAD} (C _{CARD} +C _{EQ})	Drive Type = A	21	pF	Total load capacitance supported
(CLK freg = 208MHz)	Drive Type = B	15	pF	Total load capacitance supported
,	Drive Type = C	11	pF	Total load capacitance supported
	Drive Type = D	22	pF	Possibly 22pF+ depending on host system
C _{LOAD} (C _{CARD} +C _{FO})	Drive Type = A	43	pF	Total load capacitance supported
(CLK freq = 100/50/25MHz)	Drive Type = B	30	pF	Total load capacitance supported
	Drive Type = C	23	pF	Total load capacitance supported
	Drive Type = D	22	pF	Possibly 22pF+ depending on host system



Table 57. SDIO/SDCARD Signal Connections

Function Signal Name	Type	Termination	Description		
SDIO_CK/SDCARD_CLK	0	0Ω series resistor for	SDIO/SDMMC Clock: Connect to CLK pin of device or socket		
		SD_CARD_CLK (for			
		possible tuning). See			
		note for EMI/ESD			
SDIO_CMD/SDCARD_CMD	1/0	10Ω series resistor for	SDIO/SDMMC Command: Connect to CMD pin of device/socket		
SDIO_D[3:0]/SDCARD_D[3:0]	1/0	SD_CARD_CMD/D[3:0]	SDIO/SDMMC Data: Connect to Data pins of device or socket		
		See note for EMI/ESD			
SDCARD_CD#	I		SDIO Card Detect: Connect to CD/C_DETECT pin on socket if required.		
SDCARD_WP	I		SDIO Write Protect: Connect to WP/WR_PROTECT pin on socket if required		
SDIO_RST#	0		SDIO Reset: Connect to reset line on SDIO peripheral/connector.		
SDCARD_PWR_EN	0		SDIO Supply/Load Switch Enable: Connect to enable of supply/load switch		
			supplying VDD on SD Card socket.		

Note: EMI/ESD may be required for SDIO when used as the SD Card socket interface. Any EMI/ESD device used must be able to meet signal timing/quality requirements. The Carrier Board implements 10Ω series resistors on the data lines and a 0Ω series resistors on the clock line (for possible tuning if required).

Table 58. Recommended SD Card & SDIO observation (test) points for initial boards

Test Points Recommended	Location
One for SDCARD/SDIO_CLK lines	Near Device/Connector pin. Connector pin can be used for device end if accessible.
One SDCARD/SDIO_DATx line & one for	Near Jetson TX1 & Device pins. SD connector pin can be used for device end if accessible.
SDCARD/SDIO CMD line	



Tegra supports Multiple PCM/I2S audio interfaces & includes a flexible audio-port switching architecture.

Table 59. Jetson TX1 Audio Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
F1	AUDIO_MCLK	AUD_MCLK	Audio Codec Master Clock	Audio	Output	CMOS – 1.8V
G2	I2SO_CLK	DAP1_SCLK	I2S Audio Port 0 Clock	Audio	Bidir	CMOS – 1.8V
H1	I2SO_LRCLK	DAP1_FS	I2S Audio Port 0 Left/Right Clock	Audio	Bidir	CMOS – 1.8V
G1	I2SO_SDIN	DAP1_DIN	I2S Audio Port 0 Data In	Audio	Input	CMOS – 1.8V
H2	I2S0_SDOUT	DAP1_DOUT	I2S Audio Port 0 Data Out	Audio	Bidir	CMOS – 1.8V
C15	I2S1_CLK	GPIO_PK3	I2S Audio Port 1 Clock	Audio	Bidir	CMOS – 1.8V
D13	I2S1_LRCLK	GPIO_PK0	I2S Audio Port 1 Left/Right Clock	Audio	Bidir	CMOS – 1.8V
C14	I2S1_SDIN	GPIO_PK1	I2S Audio Port 1 Data In	Audio	Input	CMOS – 1.8V
D14	I2S1_SDOUT	GPIO_PK2	I2S Audio Port 1 Data Out	Audio	Bidir	CMOS – 1.8V
G5	I2S2_CLK	DMIC2_DAT	I2S Audio Port 2 Clock	Audio	Bidir	CMOS – 1.8V
H5	I2S2_LRCLK	DMIC1_CLK	I2S Audio Port 2 Left/Right Clock	Audio	Bidir	CMOS – 1.8V
G6	I2S2_SDIN	DMIC1_DAT	I2S Audio Port 2 Data In	Audio	Input	CMOS – 1.8V
Н6	I2S2_SDOUT	DMIC2_CLK	I2S Audio Port 2 Data Out	Audio	Bidir	CMOS – 1.8V
E6	I2S3_CLK	DAP4_SCLK	I2S Audio Port 3 Clock	Audio	Bidir	CMOS – 1.8V
F5	I2S3_LRCLK	DAP4_FS	I2S Audio Port 3 Left/Right Clock	Audio	Bidir	CMOS – 1.8V
E5	I2S3_SDIN	DAP4_DIN	I2S Audio Port 3 Data In	Audio	Input	CMOS – 1.8V
F6	I2S3_SDOUT	DAP4_DOUT	I2S Audio Port 3 Data Out	Audio	Bidir	CMOS – 1.8V
F2	GPIO19_AUD_RST	GPIO_X1_AUD	Audio Codec Reset	Audio	Output	CMOS – 1.8V
НЗ	GPIO20_AUD_INT	GPIO_PE6	Audio Codec Interrupt	Audio	Input	CMOS – 1.8V


When possible, the following assignments should be used for the I2Sx interfaces.

Table 60. I2S Interface Mapping

Jetson TX1 Pins (Tegra X1 Functions)	I/O Block	Typical Usage
12S0 (12S1)	AUDIO_HV	Available (Codec)
I2S1 (I2S5B)	GPIO	Available (Misc. Expansion)
12S2 (12S3)	DMIC	Available (Wi-Fi / BT, Modem)
12S3 (12S4B)	UART	Available (Misc.)
N/A (I2S2)	SPI_HV	Used on Jetson TX1 for Wi-Fi / BT



Figure 26. Audio Device Connection Example



Note: The I2S interfaces can be used in either Master or Slave mode.

I2S Design Guidelines

Table 61. I2S Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Configuration / Device Organization	1	load	
Max Loading	8	pF	
Reference plane	GND		
Breakout Region Impedance	Min width/spacing		
Trace Impedance	50	Ω	±20%
Via proximity (Signal to reference)	< 3.8 (24)	mm (ps)	See Note 1
Trace spacing Microstrip or Stripline	2x	dielectric	
Max Trace Delay	3600 (~22)	ps (in)	See Note 2
Max Trace Delay Skew between SCLK & SDATA_OUT/IN	250 (~1.6")	ps (in)	See Note 2

Note: Up to 4 signal Vias can share a single GND return Via

Table 62. Audio Signal Connections

Jetson TX1 Pin Name	Type	Termination	Description
12S[3:0]-SCLK	1/0		I2S Serial Clock: Connect to I2S/PCM CLK pin of audio device.
I2S[3:0]-LRCK	1/0		I2S Left/Right Clock: Connect to Left/Right Clock pin of audio device.
I2S[3:0]-SDATA_OUT	1/0		I2S Data Output: Connect to Data Input pin of audio device.
I2S[3:0]-SDATA_IN	- 1		I2S Data Input: Connect to Data Output pin of audio device.
AUD_MCLK	0		Audio Codec Master Clock: Connect to clock pin of Audio Codec.
GPIO19_AUD_RST	0		Audio Reset: Connect to reset pin of Audio Codec.
GPIO20_AUD_INT	- 1		Audio Interrupt: Connect to interrupt pin of Audio Codec.



10.0 WI-FI/BT (INTEGRATED)

Jetson TX1 integrates a Broadcom BCM4354XKUBG Wi-Fi / BT solution. This is a IEEE 802.11 ac 2x2. Two Dual-band antenna connectors are located on the module. The requirements are in the Antenna Requirements table below.

Figure 27. Integrated Wi-Fi / BT




Table 63. Antenna Requirements

Parameter	Requiremen	nt			Units	Notes		
Туре	Dual-Band (x2) Dipole						
Frequency Band(s)	2.4 & 5.0				GHz			
Impedance	50				Ω			
Mating Connector	Female I-PE	X				2x Male I-PEX	on Jetson TX1	module
To comply with FCC / IC regulations limiting both maximum RF output power and human exposure to RF radiation, the maximum antenna gain								
including cable loss in a mobile-only exposi	ure condition	must not exce	ed the follow	ng:				
Frequency (GHz)	2.4	2.44	2.48	5.2	5.3	5.5	5.6	5.8
Peak Antenna Gain (dBi)	2.41	2.81	2.86	5.49	5.57	4.81	4.84	1.99
Antenna Cable Loss (dBm)	0.9	0.9	0.9	2	2	2	2	2

Note: - Refer to the "Jetson TX1 OEM Wireless Compliance Guide" for additional details.

- Antenna Manufacturer: Pulse, Part Number: W1043

- Cable manufacturer : Pulse, part number: W9009



11.0 MISCELLANEOUS INTERFACES

11.1 I2C

Tegra has seven I2C controllers, which are shown in the table below. The assignments in the table should be used for the I2C interfaces

Table 64. Jetson TX1 I2C Pin Descriptions


Pin #	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
C6	I2C_CAM_CLK	CAM_I2C_SCL	Camera I2C Clock	Camera	Bidir	Open Drain – 1.8V
D6	I2C_CAM_DAT	CAM_I2C_SDA	Camera I2C Data		Bidir	
E15	I2C_GP0_CLK	GEN1_I2C_SCL	General I2C Bus #0 Clock	I2C (General)	Bidir	Open Drain – 1.8V
D15	I2C_GP0_DAT	GEN1_I2C_SDA	General I2C Bus #1 Data		Bidir	
A21	I2C_GP1_CLK	GEN2_I2C_SCL	General I2C Bus #1 Clock	I2C (General)	Bidir	Open Drain – 3.3V
A20	I2C_GP1_DAT	GEN2_I2C_SDA	General I2C Bus #1 Data		Bidir	
A6	I2C_PM_CLK	GEN3_I2C_SCL	PM I2C Bus Clock	ID EEPROM	Bidir	Open Drain – 1.8V
В6	I2C_PM_DAT	GEN3_I2C_SDA	PM I2C Bus Data		Bidir	
B34	DP0_AUX_CH-	DP_AUX_CH0_N	Display Port 0 Auxiliary Channel-	Display (eDP/DP)	Bidir	AC-Coupled on Carrier Board (eDP/DP) or Open-
B35	DP0_AUX_CH+	DP_AUX_CH0_P	Display Port 0 Auxiliary Channel+	Display (eDP/DP)	Bidir	Drain, 1.8V (3.3V tolerant - I2C)
A34	DP1_AUX_CH-	DP_AUX_CH1_N	Display Port 1 Aux- or HDMI DDC SDA	Display (DP/HDMI)	Bidir	AC-Coupled on Carrier Board (eDP/DP) or Open-
A35	DP1_AUX_CH+	DP_AUX_CH1_P	Display Port 1 Aux+ or HDMI DDC SCL	Display (DP/HDMI)	Bidir	Drain, 1.8V (3.3V tolerant) (DDC/I2C)

Table 65. I2C Interface Mapping

I2C	Jetson TX1 Pins	Usage on Jetson	Typical usage on carrier board	On-Jetson TX1 Pull-up/voltage
Controller	Names	TX1		
I2C1	I2C_GP0_CLK/DAT	Thermal Sensor	Audio Codec, other general I2C bus usage. Only	1KΩ on Jetson TX1 to 1.8V
		control	1.8V devices supported without level shifter.	
12C2	I2C_GP1_CLK/DAT	Power monitors	General I2C bus usage. Only 3.3V devices	1KΩ on Jetson TX1 to 3.3V
			supported without level shifter.	
12C3	I2C_PM_ CLK/DAT		General I2C bus usage. Only 1.8V devices	1KΩ on Jetson TX1 to 1.8V
			supported without level shifter.	
I2C_VI	I2C_CAM_CLK/DAT		Cameras & camera related functions (AF, etc.).	1KΩ on Jetson TX1 to 1.8V
			Only 1.8V devices supported without level shifter.	
12C6	DP0_AUX_CH_P/N		eDP or other I2C bus usage. 1.8V or 3.3V devices	None on Jetson TX1. I/F supports
			can be supported.	pull-up to 1.8V or 3.3V (3.3V in
				open-drain mode only)
DDC	DP1_AUX_CH_P/N		HDMI / DP or other I2C bus usage. 1.8V or 3.3V	None on Jetson TX1. I/F supports
			devices can be supported.	pull-up to 1.8V or 3.3V
I2CPMU	na	Power control	On-Jetson TX1 use only	1KΩ on Jetson TX1 to 1.8V



Figure 28. I2C Connections



I2C Design Guidelines

Care must be taken to ensure I2C peripherals on same I2C bus connected to Tegra do not have duplicate addresses. Addresses can be in two forms: 7-bit, with the Read/Write bit removed or 8-bit including the Read/Write bit. Be sure to compare I2C device addresses using the same form (all 7-bit or all 8-bit format).

Table 66. I2C Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency	Standard-mode / Fm / Fm+	100 / 400 / 1000	kHz	See Note 1 & 2
	Hs Mode	3.4	MHz	
Topology		Single ended, bi-directional, mu	Itiple masters/s	slaves
Max Loading	Standard-mode / Fm / Fm+	400	pF	Total of all loads
	Hs Mode	100		
Reference plane		GND or PWR		
Trace Impedance		50 – 60	Ω	±15%
Trace Spacing		1x	dielectric	
Max Trace Delay	Standard Mode	3400 (~20)	ps (in)	
	Fm, Fm+ & Hs Modes	1700 (~10)		

Note: 1. Fm = Fast-mode, Fm+ = Fast-mode Plus, Hs = High-speed.

- 2. I2C_GP1 & DP1_AUX (when used for HDMI DDC or I2C) only support up to Fm+ speed.
- 3. Avoid routing I2C signals near noisy traces, supplies or components such as a switching power regulator.
- 4. No requirement for decoupling caps for **PWR** reference



Table 67. I2C Signal Connections

Jetson TX1 Pin Name	Туре	Termination	Description
I2C_GPO_CLK/DAT	I/OD	1kΩ pull-ups to VDD_1V8 on Jetson TX1	General I2C 0 Clock & Data. Connect to CLK & Data pins of any 1.8V
			devices
I2C_GP1_CLK/DAT	I/OD	1kΩ pull-ups to VDD_3V3_SYS on Jetson	General I2C 1 Clock & Data. Connect to CLK & Data pins of 3.3V
		TX1	devices.
I2C_PM_CLK/DAT	I/OD	1kΩ pull-ups to VDD_1V8 on Jetson TX1	Power Measurement I2C Clock & Data. Connect to CLK & Data pins of
			any 1.8V devices
I2C_CAM_CLK/DAT	I/OD	1kΩ pull-ups to VDD_1V8 on Jetson TX1	Camera I2C Clock & Data. Connect to CLK & Data pins of any 1.8V
			devices
DP0_AUX_CH+/-	I/OD	See eDP/DP section for correct	AUX Channel for eDP interface. Connect to AUX_CH+/-
		termination	
DP1_AUX_CH+/-	I/OD	See HDMI/DP sections for correct	DP_AUX Channel (DP) or DDC I2C 2 Clock & Data (HDMI). Connect to
		termination	AUX_CH+/- (DP) or SCL/SDA (HDMI)

Note: 1. If some devices require a different voltage level than others connected to the same I2C bus, level shifters are required.

2. For I2C interfaces that are pulled up to 1.8V, disable the OD (Open Drain) option for these pads. For I2C interfaces that are pulled up to 3.3V, enable the OD (Open Drain) option. The Open Drain option is selected in the Pinmux registers.

De-bounce

The tables below contain the allowable De-bounce settings for the various I2C Modes.

Table 68. De-bounce Settings (Fast Mode Plus, Fast Mode & Standard Mode)

I2C Mode	Clock Source	Source Clock Freq	I2C Source Divisor	Sm/Fm Divisor	De-bounce Value	I2C SCL Freq
					0	1016KHz
Fm+	PLLP_OUT0	408MHz	5 (0x04)	10 (0x9)	5:1	905.8KHz
					7:6	816KHz
Fm	PLLP_OUT0	408MHz	5 (0x4)	26 (0x19)	7:0	392KHz
Sm	PLLP_OUT0	408MHz	20 (0x13)	26 (0x19)	7:0	98KHz

Note: Sm = Standard Mode.

Table 69. Debounce Settings (High-Speed Mode)

Mode	Source	PLLP_OUT0	I2C Source Div	Hs Div	De-bounce	I2C Freq
II.	PLLP OUTO	408MHz	3 (0x2)	2 (0.2)	0	3.48MHz
Hs	PLLP_OUT0	40810172	3 (UX2)	3 (0x2)	7:1	Not allowed

11.2 SPI


The Jetson TX1 brings out three of the Tegra SPI interfaces. See the Figure below.

Table 70. Jetson TX1 SPI Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
E3	SPIO_CLK	SPI4_SCK	SPI 0 Clock	Not used	Bidir	CMOS – 1.8V
F3	SPIO_CSO#	SPI4_CS0	SPI 0 Chip Select 0	Not used	Bidir	CMOS – 1.8V
E4	SPI0_MISO	SPI4_MISO	SPI 0 MISO	Not used	Bidir	CMOS – 1.8V
F4	SPI0_MOSI	SPI4_MOSI	SPI 0 MOSI	Not used	Bidir	CMOS – 1.8V
G13	SPI1_CLK	SPI1_SCK	SPI 1 Clock	Audio (Control)	Bidir	CMOS – 1.8V
E14	SPI1_CSO#	SPI1_CS0	SPI 1 Chip Select 0	Audio	Bidir	CMOS – 1.8V
F14	SPI1_MISO	SPI1_MISO	SPI 1 MISO	Audio	Bidir	CMOS – 1.8V
F13	SPI1_MOSI	SPI1_MOSI	SPI 1 MOSI	Audio	Bidir	CMOS – 1.8V
H14	SPI2_CLK	SPI2_SCK	SPI 2 Clock	Touch	Bidir	CMOS – 1.8V
G16	SPI2_CS0#	SPI2_CS0	SPI 2 Chip Select 0	Touch	Bidir	CMOS – 1.8V
F16	SPI2_CS1#	SPI2_CS1	SPI 2 Chip Select 1	Display/Touch	Bidir	CMOS – 1.8V
H15	SPI2_MISO	SPI2_MISO	SPI 2 MISO	Touch	Bidir	CMOS – 1.8V
G15	SPI2_MOSI	SPI2_MOSI	SPI 2 MOSI	DTouch	Bidir	CMOS – 1.8V




Figure 29. SPI Connections



The figure below shows the basic connections used.

Figure 30. Basic SPI Master/Slave Connections



SPI Design Guidelines

Figure 31. SPI Topology




Table 71. SPI Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency		65	MHz	
Configuration / Device Organization		4	load	
Max Loading (total of all loads)		15	pF	
Reference plane		GND		
Breakout Region Impedance		Minimum width & spacing		
Max PCB breakout delay		75	ps	
Trace Impedance		50 – 60	Ω	±15%
Via proximity (Signal to reference)		< 3.8 (24)	mm (ps)	See Note 1
Trace spacing	Microstrip / Stripline	4x / 3x	dielectric	
Max Trace Delay (PCB Main Trunk)	Single load case	1760 (~11)	ps (in)	
	Two load case	1280 (~8)		
Max Trace Delay (Daisy)		480 (~3)	ps (in)	
Max Trace Delay Skew between MOSI	50	ps	At any point	

Note: Up to 4 signal Vias can share a single GND return Via



Table 72. SPI Signal Connections

Jetson TX1 Pin Names	Туре	Termination	Description
SPI[2:0]_CLK	1/0	SPIO_CLK has 120Ω Bead in series	SPI Clock.: Connect to Peripheral CLK pin(s)
		(on Jetson TX1).	
SPI[2:0]_MOSI	1/0		SPI Data Output: Connect to Slave Peripheral MOSI pin(s)
SPI[2:0]_MISO	1/0		SPI Data Input: Connect to Slave Peripheral MISO pin(s)
SPI[2:1]_CS[1:0]#	I/O		SPI Chip Selects.: Connect one CS_N pin per SPI IF to each Slave
SPIO_CSO#			Peripheral CS pin on the interface

Table 73. Recommended SPI observation (test) points for initial boards

Test Points Recommended	Location
One for each SPI signal line used	Near Jetson TX1 & Device pins.

11.3 UART

The Jetson TX1 brings three UARTs out to the main connector. One of the UARTs is used for the Wi-Fi/BT on the Jetson TX1. See Figure below for typical assignments of the three available UARTs.

Table 74. Jetson TX1 UART Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
H11	UARTO_CTS#	UART1_CTS	UART 0 Clear to Send	Debug	Input	CMOS – 1.8V
G11	UARTO_RTS#	UART1_RTS_N	UART 0 Return to Send	Serial Port	Output	CMOS – 1.8V
G12	UARTO_RX	UART1_RX	UART 0 Receive	Serial Port	Input	CMOS – 1.8V
H12	UARTO_TX	UART1_TX	UART 0 Transmit	Debug	Output	CMOS – 1.8V
E10	UART1_CTS#	UART3_CTS	UART 1 Clear to Send	Serial Port	Input	CMOS – 1.8V
E9	UART1_RTS#	UART3_RTS	UART 1 Request to Send	Serial Port	Output	CMOS – 1.8V
D10	UART1_RX	UART3_RX	UART 1 Receive	Serial Port	Input	CMOS – 1.8V
D9	UART1_TX	UART3_TX	UART 1 Transmit	Serial Port	Output	CMOS – 1.8V
A15	UART2_CTS#	UART2_CTS	UART 2 Clear to Send	BT	Input	CMOS – 1.8V
A16	UART2_RTS#	UART2_RTS	UART 2 Request to Send	BT	Output	CMOS – 1.8V
B15	UART2_RX	UART2_RX	UART 2 Receive	ВТ	Input	CMOS – 1.8V
B16	UART2_TX	UART2_TX	UART 2 Transmit	BT	Output	CMOS – 1.8V

Figure 32. Jetson TX1 UART Connections







Table 75. UART Signal Connections

Ball Name	Туре	Termination	Description
UART[2:0]_TX	0		UART Transmit: Connect to Peripheral RXD pin of device
UART[2:0]_RX	1		UART Receive: Connect to Peripheral TXD pin of device
UART[2:0]_CTS#	1		UART Clear to Send: Connect to Peripheral RTS_N pin of device
UART[2:0]_RTS#	0		UART Request to Send: Connect to Peripheral CTS pin of device

11.4 Debug & Test

Figure 33. Debug Connections



Note: 1. Pull-ups or Pull-downs are present on the UART TX & RTS lines for RAM Code strapping.

2. If level shifter is implemented, pull-ups are required the RX & CTS lines on the non-Jetson TX1 side of the level shifter. This is required to keep the inputs from floating and toggling when no device is connected to the debug UART.

11.4.1 JTAG

JTAG is not required, but may be useful for new design bring-up. Note that the Tegra **JTAG_TRST_N** pin (JTAG_GP0 on Jetson TX1 connector) is not used as a conventional JTAG reset line. Instead, this pin selects whether JTAG is to be used for communicating with the Tegra CPU complex, or for Test/Scan purposes. When **JTAG_TRST_N** is pulled low, the JTAG interface is enabled for access to the CPU complex. When high, it is in Test/Scan mode. In order to reset the JTAG block, a reset command is used rather than toggling the connector **TRST_N** pin.

Table 76. Jetson TX1 JTAG Pin Descriptions

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
B13	JTAG_GP0	JTAG_TRST_N	JTAG Test Reset	JTAG	Input	CMOS – 1.8V
A14	JTAG_RTCK	=	JTAG Return Clock	JTAG	Input	CMOS – 1.8V
B11	JTAG_TCLK	JTAK_TCK	JTAG Test Clock	JTAG	Input	CMOS – 1.8V
B12	JTAG_TDI	JTAG_TDI	JTAG Test Data In	JTAG	Input	CMOS – 1.8V
A13	JTAG_TDO	JTAG_TD0	JTAG Test Data Out	JTAG	Output	CMOS – 1.8V
A12	JTAG_TMS	JTAG_TMS	JTAG Test Mode Select	JTAG	Input	CMOS – 1.8V



Table 77. JTAG Connections

Jetson TX1 Pin	Type	Termination	Description	
Name				
JTAG_TMS	I		JTAG Mode Select: Connect to TMS pin of connector	
JTAG_TCK	- 1	100kΩ to GND (on Jetson	JTAG Clock: Connect to TCK pin of connector	
		TX1)		
JTAG_TDO	0		JTAG Data Out: Connect to TDO pin of connector	
JTAG_TDI	I		JTAG Data In: Connect to TDI pin of connector	
JTAG_RTCLK	I		JTAG Return Clock: Connect to RTCK pin of connector	
JTAG_GP0	- 1	100kΩ to GND &	JTAG General Purpose Output :	
		0.1uF to GND (on Jetson	- Normal operation: Leave series resistor from JTAG_GP0 not stuffed.	
		TX1)	- Boundary Scan test mode: Connect JTAG_GP0 to VDD_1V8 (install 0Ω resistor as	
			shown).	

11.4.2 Debug UART

Jetson TX1 provides UART0 for debug purposes. The connections are shown in the Figure 33 and described in the table below.


Table 78. Debug UART Connections

Jetson TX1 Pin	Type	Termination	Description
Name			
UARTO_TXD	0	4.7kΩ to GND or VDD_1V8 on Jetson TX1 for	UART #0 Transmit: Connect to RX pin of serial device
		RAM Code strapping	
UARTO_RXD	- 1	If level shifter implemented, $100k\Omega$ to supply	UART #0 Receive: Connect to TX pin of serial device
		on the non-Jetson TX1 side of the device.	
UARTO_RTS#	0	4.7kΩ to GND or VDD_1V8 on Jetson TX1 for	UART #0 Request to Send: Connect to CTS pin of serial device
		RAM Code strapping	
UARTO_CTS#	I	If level shifter implemented, 100kΩ to supply	UART #0 Clear to Send: Connect to RTS pin of serial device
		on the non-Jetson TX1 side of the device.	

11.4.3 Boundary Scan Test Mode

In order to support Boundary Scan Test mode, the Tegra JTAG_TRST_N pin must be pulled high and Tegra must be held in reset without resetting the PMIC. The figure below illustrates this. Other requirements related to supporting Boundary Scan Test mode are described in the "Tegra X1 Series Boundary Scan Requirements & Usage" document.

Figure 34. Boundary Scan Connections





11.5 Strapping Pins

Figure 35. Force Recovery Strap Connections




Table 79. Power-on Strapping Breakdown

Jetson TX1 Pin Name	Tegra X1 Ball Name	Strap Options	Tegra X1 Internal PU/PD	Jetson TX1 PU/PD	Description
FORCE_RECOV#	BUTTON_VOL_UP	REC_MODE1	~100kΩ PU		Recovery Mode [2:1]
CHARGING#	BUTTON_VOL_DOWN	REC_MODE2	~100kΩ PU		x1: Normal boot from secondary device 10: Forced Recovery Mode 00: Reserved See critical warning in note 1
UARTO_TX	UAR1_TX	RAM_CODE1	~100kΩ PD	4.7kΩ PD or 4.7KΩ PU	Selects one of four DRAM configuration sets within the BCT. For Nvidia use only.
UARTO_RTS	UART1_RTS	RAM_CODE0	~100kΩ PD	4.7kΩ PD or 4.7KΩ PU	See critical warning in Note 2.
UART1_TX	UART3_TX	BOOT_SELECT2	~100kΩ PD	4.7kΩ PD	Software reads value and determines Boot device
NA	UART4_TX	BOOT_SELECT1	~100kΩ PD	4.7kΩ PD	to be configured and used
NA	UART4_RTS	BOOT_SELECTO	~100kΩ PD	4.7kΩ PD	000 = eMMC x8 BootModeOFF, 512-byte page. Maps to SDMMC w/config=0x0001 size. 26MHz 001 - 111 Reserved See Notes 3 & 4 See critical warning in Note 5.

Note:

- 1. If the CHARGING# pin is used in a design, it must not be driven or pulled low during power-on at the same time as FORCE_RECOV# is pulled low for Recovery Mode as this would change the strapping and select a reserved mode. Violating this requirement will prevent the system from entering Recovery Mode.
- 2. If UARTO_TX and/or UARTO_RTS are used in a design, they must not be driven or pulled high or low during power-on. **Violating this requirement can change the RAM_CODE strapping and result in functional failures**.
- 3. The above BOOT_SELECT option is only in effect in "regular boot" conditions i.e. cold boot. If "Forced Recovery" mode is detected (FORCE RECOV# low at boot), that mode take precedence over the eMMC boot device choice.
- 4. eMMC boot does not use either the normal boot mode or alternate boot mode supported by the eMMC spec. The Tegra X1 BootROM uses the Card Identification mode for booting from eMMC.
- 5. If UART1_TX is used in a design, it must not be driven or pulled high during power-on as this would affect the BOOT_SELECT strapping. *Violating this requirement will likely prevent the system from booting*.



12.0 PADS

Note:

Jetson TX1 signals that come from Tegra X1 may glitch when the associated power rail is enabled. This may affect pins that are used as GPIO outputs. Designers should take this into account. GPIO outputs that must maintain a low state even while the power rail is being ramped up may require special handling.

12.1 Pad Drive Strength

The table below provides estimated output drive values across minimum/maximum DRVUP/DRVDN settings. There are values for 1.8V & 3.3V power rail voltages.

Table 80. Output Drive Current Estimates across Pad Output Control settings

	1.8V			3.3V		
	Drive current (mA)			Drive current (mA)		
DRVUP						
DRVDN	Min	Тур	Max	Min	Тур	Max
00000	7.2	15.5	23.8	16.5	28.3	40.0
11111	11111 1 4.7 23.4 32.1		32.1	36.5	48.3	60.0

12.2 Pad DC Characteristics

Table 81. CMOS Pad Type DC Characteristics

Symbol	Description	Min	Max	Units
V _{IL}	Input Low Voltage	-0.5	0.25 x VDD	V
V _{IH}	Input High Voltage	0.75 x VDD	0.5 + VDD	V
V _{OL}	Output Low Voltage (I _{OL} = 1mA)		0.15 x VDD	V
V _{OH}	Output High Voltage (I _{OH} = -1mA)	0.85 x VDD		V

Table 82. Open Drain Pin Type DC Characteristics

Symbol	Description	Min	Max	Units
V _{IL}	Input Low Voltage	-0.5	0.25 x VDD	V
V _{IH}	Input High Voltage	0.75 x VDD		V
V _{OL}	Output Low Voltage (I _{OL} = 1mA)		0.15 x VDD	V

Note: Do not drive unpowered signals above 0.5V (when associated power rail is off).



13.0 UNUSED INTERFACE TERMINATIONS

13.1 Unused MPIO (Multi-purpose Standard CMOS Pad) Interfaces

The following Jetson TX1 pins (& groups of pins) are Tegra MPIO pins that support either special function IOs (SFIO) and/or GPIO capabilities. Any unused pins or portions of pin groups listed below that are not used can be left unconnected.

Table 83. Unused MPIO pins / Pin Groups


Jetson TX1 Pins / Pin Groups	Jetson TX1 Pins / Pin Groups
SLEEP#	CAM Control, Clock
BATLOW#	SDIO, SDMMC
FORCE_RECOV#	AUDIO_x
RESET_OUT#	12S
WDT_TIME_OUT#	UART
CARRIER_STBY#	12C
CHARGER_PRSNT#	SPI
CHARGING#	TOUCH_x
USBx_EN_OC#	WIFI_WAKE_x
PEXx_REFCLK/RST/CLKREQ/WAKE	MODEM_x, MDM2AP_x, AP2MDM_x
LCD0_BKLT_PWM, FAN_PWM	GPIO_EXP[1:0]_INT
LCD_x	ALS_PROX_INT, MOTION_INT
DPO_HPD, DP1_HPD, HDMI_CEC	JTAG

13.2 Unused Special Function Interfaces

See the Unused Special Function Pins section in the Checklist at the end of this document.



Figure 36. Jetson TX1 Dimensions



Notes: - Carrier board connector location & mounting holes should match the Jetson TX1 dimensions shown in figure above.

- Carrier board components limited to 2.5mm under outline of Jetson TX1. This assumes the use of the mating connector "SAMTEC REF-186138-02" (SEAM-50-02.0-L-08-2-A-K-TR). If the connector used is taller, the max component height would change accordingly.
- The Keep out area on the carrier board for standoffs depends on diameter of standoffs used. Jetson TX1 carrier board uses 6MM diameter round keep out areas surrounding the four mounting holes. These areas on the PCB should be GND with no soldermask. See Jetson TX1 carrier board layout for reference.
- All Dimensions are in "MM" unless otherwise specified
- Tolerances are:
 - o . X ± .25
 - o .XX ± .13
 - o Angles ± 1°
- Mass: 75 Grams, ±2%
- Thermal transfer Plate Finish: Clear Chemfilm per MIL-C-5541-E Class 3



15.0 DESIGN CHECKLIST

The checklist below is intended to help ensure that the correct connections have been made in a design. The check items describe connections for the various interfaces and the "Same/Diff/NA" column is intended to be used to indicate whether the design matches the check item description, is different, or is not applicable to the design.

Table 84. Checklist

Check Item Description			Same/Diff/NA
Jetson TX1 Signal Ter	minations (shown for reference o	only)	
	Parallel Termination	Series Termination	
USB/PCIe	·		
USB0_EN_OC#	External 100KΩ Pull Up to 3.3V	_	
USB1_EN_OC#	External 100KΩ Pull Up to 3.3V	_	
USB0_VBUS_DET	External 10KΩ Pull Up to 1.8V	Level shifter between Tegra & Jetson TX1	
		USBO VBUS DET pin	
PEXO_CLKREQ#	External 47KΩ Pull Up to 3.3V		
PEXO_RST#	External 47KΩ Pull Up to 3.3V	-	
PEX1_CLKREQ#	External 47KΩ Pull Up to 3.3V	-	
PEX1_RST#	External 47KΩ Pull Up to 3.3V	-	
PEX WAKE#	External 47KΩ Pull Up to 3.3V	_	
HDMI/DP/eDP			
DPO HPD	Internal Pull Down	_	
DP1 HPD	Internal Pull Down	_	
12C			
I2C GPO CLK/DAT	External 1KΩ Pull Up to 1.8V		
I2C GP1 CLK/DAT	External 1KΩ Pull Up to 3.3V	_	
12C_PM_CLK/DAT	External 1KΩ Pull Up to 1.8V	_	
I2C_CAM_CLK/DAT	External 1KΩ Pull Up to 1.8V	_	
SPI	External 1K2 Pull Op to 1.8V	<u> </u>	
	T		
SPIO_MOSI	Internal Pull Down	_	
SPIO_MISO	Internal Pull Down		
SPI0_CLK	Internal Pull Down	-	
SPIO_CSO#	Internal Pull Up to 1.8V	-	
SPI1_MOSI	Internal Pull Down	-	
SPI1_MISO	Internal Pull Down	_	
SPI1_CLK	Internal Pull Down	-	
SPI1_CS0#	Internal Pull Up to 1.8V	-	
SPI1_CS1#	Internal Pull Up to 1.8V	_	
SPI2_MOSI	Internal Pull Down	-	
SPI2_MISO	Internal Pull Down	-	
SPI2_CLK	Internal Pull Down	-	
SPI2_CS0#	External 100KΩ Pull Up to 1.8V	-	
SPI2_CS1#	External 100KΩ Pull Up to 1.8V	-	
SD Card			
SDCARD_CMD	Internal Pull Up to 1.8V/3.3V	_	
SDCARD_D[3:0]	Internal Pull Up to 1.8V/3.3V	_	
SDCARD_CD#	Internal Pull Up to 1.8V	_	
SDCARD_WP	Internal Pull Up to 1.8V	_	
SDIO			
SDIO_CMD	Internal Pull Up to 1.8V	-	
SDIO_D[3:0]	Internal Pull Up to 1.8V	-	
Embedded Display			
LCD_TE	Internal Pull Down	_	
GPIO	*		
GPIO19/AUD_RST	Internal Pull Up to 1.8V		
GPIO6/TOUCH_INT	Internal Pull Up to 1.8V		
GPIO8/ALS PROX INT	Internal Pull Up to 1.8V	<u> </u>	
01 100/ALD_1 NOA_1N1	internari un op to 1.6v		



Check Item Description	HVIDIA.			
GROTOLYMIT WAKE AP Internal Pull Up to 1.8W -	Check Item Description			Same/Diff/NA
GPICLESTERN WAKE AP	GPIO9/MOTION_INT	Internal Pull Up to 1.8V	-	
GRIDLES Common Common	GPIO10/WIFI_WAKE_AP	Internal Pull Up to 1.8V	_	
GPIOLE/MOMAZAP READY Internal Pull Up to 1.8V	GPIO13/BT_WAKE_AP	Internal Pull Up to 1.8V	_	
GPIOLE APPLINT Internal Pull Up to 1.8V	GPIO16/MDM_WAKE_AP	Internal Pull Up to 1.8V	-	
GPIOLE REPLINT Internal Pull Up to 1.8V	GPIO17/MDM2AP_READY	Internal Pull Up to 1.8V	-	
SPIOLE DEPLINT Internal Pull Up to 1.8V	GPIO18/MDM_COLDBOOT	Internal Pull Up to 1.8V		
System Control	GPIO_EXPO_INT	Internal Pull Up to 1.8V	-	
VAN PUR BADM External 10KC Pull Up to 5.0V -	GPIO_EXP1_INT	Internal Pull Up to 1.8V	-	
VAN PUR BADM External 10KC Pull Up to 5.0V -	System Control			
Internal Pull Up to 1.8V		External 10KΩ Pull Up to 5.0V	_	
Internal Pull up to 1.8V	_ = =	·	_	
Internal Pull Up to 1.8V near Tegra & PMIC Internal Pull Up to 1.8V no other side of diodes (module pin side)		•	_	
Internal Pull-up to 5.0V on other side of diodes (module pin side)		•	BAT54CW Schottky barrier diodes	
	_		, , , , , , , , , , , , , , , , , , , ,	
External 4.7KD pull Up to 1.8V		· ·		
FAN_TACH	RESET OUT#		_	
CHARGER PRINT# Internal Pull Up to 1.8V		·		
Internal Pull Up to 1.8V				
CHARGING#		Internal Pull Unito 1 8V	_	
Internal Pull Up to 1.8V	<u> </u>	·		
TAG External 100KΩ Pull Down to GND			_	
ITAG_FCLK		internal Pull Op to 1.8V	_	
External IONKO Pull Down to GND & 0.1uF capacitor to GND			1	
Capacitor to GND	_		-	
Carrier board Signal Terminations	JTAG_GP0		-	
USB/PCIe/SATA USB SSD TX+/- — 0.1uF capacitors USB SS1 TX+/- — 0.1uF capacitors USB SS1 TX+/- — 0.1uF capacitors if directly connected USB SS1 RX+/- — 0.1uF capacitors if directly connected USB SS1 RX+/- — 0.1uF capacitors if directly connected PEX0 TX+/- — 0.1uF capacitors PEX1 TX+/- — 0.1uF capacitors PEX2 TX+/- — 0.1uF capacitors PEX RFU TX+/- — 0.1uF capacitors PEX RFU TX+/- — 0.1uF capacitors if directly connected PEX2 RX+/- — 0.1uF capacitors SATA TX+/- — 0.1uF capacitors SATA (X+/- — 0.1uF		capacitor to GND		
USB/PCIe/SATA USB SSD TX+/- — 0.1uF capacitors USB SS1 TX+/- — 0.1uF capacitors USB SS1 TX+/- — 0.1uF capacitors if directly connected USB SS1 RX+/- — 0.1uF capacitors if directly connected USB SS1 RX+/- — 0.1uF capacitors if directly connected PEX0 TX+/- — 0.1uF capacitors PEX1 TX+/- — 0.1uF capacitors PEX2 TX+/- — 0.1uF capacitors PEX RFU TX+/- — 0.1uF capacitors PEX RFU TX+/- — 0.1uF capacitors if directly connected PEX2 RX+/- — 0.1uF capacitors SATA TX+/- — 0.1uF capacitors SATA (X+/- — 0.1uF	Carrier board Signal Termi	nations		
USB /PCIe/SATA			Series Termination	
USB_SSD_TX+/-	LICD /DCI - /CATA	r araner reminiación	Series remination	
USB_SS1_TX+/-			la. a u	
USB_SSD_RX+/-				
USB_SSI_RX+/-		_		
PEXO_TX+/- — 0.1uF capacitors PEX1_TX+/- — 0.1uF capacitors PEX2_TX+/- — 0.1uF capacitors PEX RFU_TX+/- — 0.1uF capacitors PEX0_RX+/- — 0.1uF capacitors if directly connected PEX1_RX+/- — 0.1uF capacitors if directly connected PEX2_RX+/- — 0.1uF capacitors if directly connected PEX_REX_RX+/- — 0.1uF capacitors SATA_TX+/- — 0.1uF capacitors SATA_RX+/- — 0.01uF capacitors SATA_RX+/- — 0.01uF capacitors Ethernet EBE_MDID+/- — 0.01uF capacitors GBE_MDID+/- — Magnetics near RI45 connector GBE_MDID+/- — Magnetics near RI45 connector GBE_MDID+/- — Magnetics near RI45 connector GBE_MINIX100# — LED and Pull Up Current Limiting Circuit GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK20				
PEX2_TX+/- — 0.1uF capacitors PEX2_TX+/- — 0.1uF capacitors PEX_RFU_TX+/- — 0.1uF capacitors PEX_RFU_TX+/- — 0.1uF capacitors if directly connected PEX_RX+/- — 0.1uF capacitors if directly connected PEX_RX+/- — 0.1uF capacitors if directly connected PEX_RFU_RX+/- — 0.1uF capacitors if directly connected PEX_RFU_RX+/- — 0.1uF capacitors if directly connected PEX_RFU_RX+/- — 0.1uF capacitors SATA_TX+/- — 0.1uF capacitors SATA_RX+/- — 0.01uF capacitors Ethernet Ethernet GBE_MDI0+/- — Magnetics near RI45 connector GBE_MDI0+/- — Magnetics near RI45 connector GBE_MDI0+/- — Magnetics near RI45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK ACT# — LED and Pull Up Current Limi		_		
PEX2_TX+/- — 0.1uF capacitors PEX, RFU_TX+/- — 0.1uF capacitors PEX0_RX+/- — 0.1uF capacitors if directly connected PEX1_RX+/- — 0.1uF capacitors if directly connected PEX2_RX+/- — 0.1uF capacitors SATA_RX+/- — 0.1uF capacitors SATA_RX+/- — 0.01uF capacitors SATA_RX+/- — 0.01uF capacitors Ethernet Ethernet BE_MDI0+/- GBE_MDI0+/- — Magnetics near RJ45 connector GBE_MDI2+/- — Magnetics near RJ45 connector GBE_MDI3+/- — Magnetics near RJ45 connector GBE_MDI3+/- — Magnetics near RJ45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK20# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — 0.1uF capacitors DPO_TX3+/- — 0.1uF capacitor				
PEX_RFU_TX+/- — 0.1uF capacitors PEX0_RX+/- — 0.1uF capacitors if directly connected PEX1_RX+/- — 0.1uF capacitors if directly connected PEX2_RX+/- — 0.1uF capacitors if directly connected PEX_RFU_RX+/- — 0.1uF capacitors SATA_TX+/- — 0.01uF capacitors SATA_RX+/- — 0.01uF capacitors SATA_RX+/- — 0.01uF capacitors SEM_DID+/- — Magnetics near RJ45 connector GBE_MDID+/- — Magnetics near RJ45 connector GBE_MDI2+/- — Magnetics near RJ45 connector GBE_LINK100# — Magnetics near RJ45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — 0.1uF capacitors DPO_TX3+/- — 0.1uF capacitors DPO_TX2+/- — 0.1uF capacitors DPO_TX0+/				
PEXO_RX+/- — 0.1uF capacitors if directly connected PEX1_RX+/- — 0.1uF capacitors if directly connected PEX2_RX+/- — 0.1uF capacitors if directly connected PEX_RFU_RX+/- — 0.1uF capacitors SATA_TX+/- — 0.01uF capacitors SATA_RX+/- — 0.01uF capacitors Ethernet GBE_MDI0+/- GBE_MDI0+/- — Magnetics near RJ45 connector GBE_MDI2+/- — Magnetics near RJ45 connector GBE_MDI3+/- — Magnetics near RJ45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — 0.1uF capacitors DPO_TX3+/- — 0.1uF capacitors DPO_TX2+/- — 0.1uF capacitors DPO_TX3+/- — 0.1uF capacitors DPO_TX0-/- — 0.1uF capacitors DPO_TX0-/-			•	
PEX1_RX+/- — 0.1 uF capacitors if directly connected PEX2_RX+/- — 0.1 uF capacitors if directly connected PEX_RV_RY/- — 0.1 uF capacitors SATA_RX+/- — 0.01 uF capacitors SATA_RX+/- — 0.01 uF capacitors Ethernet — 0.01 uF capacitors BE_MDI0+/- — Magnetics near RJ45 connector GBE_MDI1+/- — Magnetics near RJ45 connector GBE_MDI3+/- — Magnetics near RJ45 connector GBE_LINK100# — Magnetics near RJ45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK1000# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit DPO_TX3+/- — LED and Pull Up Current Limiting Circuit DPO_TX3+/- — 0.1 uF capacitors DPO_TX1+/- — 0.1 uF capacitors DPO_TX0+/- — 0.1 uF capacitors		-		
PEX2_RX+/- — 0.1uF capacitors if directly connected PEX_RFU_RX+/- — 0.1uF capacitors SATA_TX+/- — 0.01uF capacitors SATA_RX+/- — 0.01uF capacitors SATA_RX+/- — 0.01uF capacitors Ethernet CBE_MDI0+/- — Magnetics near RJ45 connector GBE_MDI1+/- — Magnetics near RJ45 connector GBE_MDI3+/- — Magnetics near RJ45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit DPO_TX3+/- — 0.1uF capacitors DPO_TX2+/- — 0.1uF capacitors DPO_TX1+/- — 0.1uF capacitors DPO_TX0+/- — 0.1uF capacitors DPO_TX0+/- — 0.1uF capacitors DPO_TX0+/- — 0.1uF capacitors DPO_AUX_CH+ 100kΩ Pull-down to GND near connector (DP		-		
PEX_RFU_RX+/- — 0.1uF capacitors SATA_TX+/- — 0.01uF capacitors SATA_RX+/- — 0.01uF capacitors Ethernet GBE_MDI0+/- — Magnetics near RJ45 connector GBE_MDI1+/- — Magnetics near RJ45 connector GBE_MDI3+/- — Magnetics near RJ45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit OPP[1:0] for eDP/DP DPO_TX3+/- — 0.1uF capacitors DPO_TX2+/- — 0.1uF capacitors DPO_TX1+/- — 0.1uF capacitors DPO_TX0+/- — 0.1uF capacitors DPO_TX0+/- — 0.1uF capacitors DPO_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors DPO_AUX_CH- 100kΩ Pull-up to 3.3V near connector (DP only only only only only only only only		-	· · · · · · · · · · · · · · · · · · ·	
SATA_TX+/-				
Exhernet — 0.01uF capacitors — GBE_MDI0+/- — Magnetics near RJ45 connector — GBE_MDI1+/- — Magnetics near RJ45 connector — GBE_MDI2+/- — Magnetics near RJ45 connector — GBE_INK100# — Magnetics near RJ45 connector — GBE_LINK100# — LED and Pull Up Current Limiting Circuit — GBE_LINK100# — LED and Pull Up Current Limiting Circuit — GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit — GBE_LINK_ACT# — 0.1uF capacitors — DPI_1:0] for eDP/DP DPO_TX3+/- — 0.1uF capacitors — DPO_TX2+/- — 0.1uF capacitors — DPO_TX1+/- — 0.1uF capacitors — DPO_TX0+/- — 0.1uF capacitors — DPO_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors — DPO_AUX_CH- 100kΩ Pull-up to 3.3V near connector (D		-		
EthernetGBE_MDI0+/Magnetics near RJ45 connectorGBE_MDI1+/Magnetics near RJ45 connectorGBE_MDI2+/Magnetics near RJ45 connectorGBE_MDI3+/Magnetics near RJ45 connectorGBE_LINK100#-LED and Pull Up Current Limiting CircuitGBE_LINK1000#-LED and Pull Up Current Limiting CircuitGBE_LINK_ACT#-LED and Pull Up Current Limiting CircuitDP[1:0] for eDP/DPDP0_TX3+/0.1uF capacitorsDP0_TX2+/0.1uF capacitorsDP0_TX1+/0.1uF capacitorsDP0_TX1+/0.1uF capacitorsDP0_TX0+/0.1uF capacitorsDP0_AUX_CH+ $100k\Omega$ Pull-down to GND near connector (DP only)0.1uF capacitorsDP0_AUX_CH- $100k\Omega$ Pull-up to 3.3V near connector (DP only)0.1uF capacitors		-		
GBE_MDI0+/- — Magnetics near RJ45 connector GBE_MDI1+/- — Magnetics near RJ45 connector GBE_MDI2+/- — Magnetics near RJ45 connector GBE_MDI3+/- — Magnetics near RJ45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK1000# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit DP[1:0] for eDP/DP DPO_TX3+/- — 0.1uF capacitors DPO_TX2+/- — 0.1uF capacitors DPO_TX1+/- — 0.1uF capacitors DPO_TX0+/- — 0.1uF capacitors DPO_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors	SATA_RX+/-	_	0.01uF capacitors	
GBE_MDI1+/- — Magnetics near RJ45 connector GBE_MDI2+/- — Magnetics near RJ45 connector GBE_MDI3+/- — Magnetics near RJ45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK1000# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit DP[1:0] for eDP/DP DP0_TX3+/- — 0.1uF capacitors DP0_TX2+/- — 0.1uF capacitors DP0_TX1+/- — 0.1uF capacitors DP0_TX0+/- — 0.1uF capacitors DP0_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors DP0_AUX_CH- 100kΩ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors	Ethernet			
GBE_MDI1+/- – Magnetics near RJ45 connector GBE_MDI2+/- – Magnetics near RJ45 connector GBE_MDI3+/- – Magnetics near RJ45 connector GBE_LINK100# – LED and Pull Up Current Limiting Circuit GBE_LINK1000# – LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# – LED and Pull Up Current Limiting Circuit DP[1:0] for eDP/DP DP0_TX3+/- – 0.1uF capacitors DP0_TX2+/- – 0.1uF capacitors DP0_TX1+/- – 0.1uF capacitors DP0_TX0+/- – 0.1uF capacitors DP0_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors	GBE_MDI0+/-	-	Magnetics near RJ45 connector	
GBE_MDI2+/-		-		
GBE_MDI3+/- — Magnetics near RJ45 connector GBE_LINK100# — LED and Pull Up Current Limiting Circuit GBE_LINK1000# — LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# — LED and Pull Up Current Limiting Circuit DP[1:0] for eDP/DP DP0_TX3+/- — 0.1uF capacitors DP0_TX2+/- — 0.1uF capacitors DP0_TX1+/- — 0.1uF capacitors DP0_TX0+/- — 0.1uF capacitors DP0_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors DP0_AUX_CH- 100kΩ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors		-		
GBE_LINK100# - LED and Pull Up Current Limiting Circuit GBE_LINK_1000# - LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# - LED and Pull Up Current Limiting Circuit DP[1:0] for eDP/DP DP0_TX3+/- - 0.1uF capacitors DP0_TX2+/- - 0.1uF capacitors DP0_TX1+/- - 0.1uF capacitors DP0_TX0+/- - 0.1uF capacitors DP0_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors DP0_AUX_CH- 100kΩ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors		_	_	
GBE_LINK1000# - LED and Pull Up Current Limiting Circuit GBE_LINK_ACT# - LED and Pull Up Current Limiting Circuit DP[1:0] for eDP/DP DP0_TX3+/- - 0.1uF capacitors - DP0_TX2+/- - 0.1uF capacitors - DP0_TX1+/- - 0.1uF capacitors - DP0_TX0+/- - 0.1uF capacitors - DP0_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors - DP0_AUX_CH- 100kΩ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors -		-		
GBE_LINK_ACT# – LED and Pull Up Current Limiting Circuit DP[1:0] for eDP/DP DP0_TX3+/- – 0.1uF capacitors DP0_TX2+/- – 0.1uF capacitors DP0_TX1+/- – 0.1uF capacitors DP0_TX0+/- – 0.1uF capacitors DP0_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors DP0_AUX_CH- 100kΩ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors	_	_		
DP[1:0] for eDP/DP DP0_TX3+/- – 0.1uF capacitors — DP0_TX2+/- – 0.1uF capacitors — DP0_TX1+/- – 0.1uF capacitors — DP0_TX0+/- – 0.1uF capacitors — DP0_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors — DP0_AUX_CH- 100kΩ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors —	_	_		
DP0_TX3+/- – 0.1uF capacitors DP0_TX2+/- – 0.1uF capacitors DP0_TX1+/- – 0.1uF capacitors DP0_TX0+/- – 0.1uF capacitors DP0_AUX_CH+ 100kΩ Pull-down to GND near connector (DP only) 0.1uF capacitors DP0_AUX_CH- 100kΩ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors				
$ \begin{array}{c cccc} DPO_TX2+/- & - & 0.1 uF \ capacitors \\ DPO_TX1+/- & - & 0.1 uF \ capacitors \\ DPO_TX0+/- & - & 0.1 uF \ capacitors \\ DPO_AUX_CH+ & 100 kΩ \ Pull-down \ to \ GND \ near \ connector \ (DP \ only) \\ DPO_AUX_CH- & 100 kΩ \ Pull-up \ to \ 3.3 V \ near \ connector \ (DP \ only) \\ \hline $		_	0.1uE capacitors	
DP0_TX1+/- – 0.1uF capacitors DP0_TX0+/- – 0.1uF capacitors DP0_AUX_CH+ $100k\Omega$ Pull-down to GND near connector (DP only) 0.1uF capacitors DP0_AUX_CH- $100k\Omega$ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors			·	+
DP0_TX0+/- - 0.1uF capacitors DP0_AUX_CH+ $100k\Omega$ Pull-down to GND near connector (DP only) 0.1uF capacitors DP0_AUX_CH- $100k\Omega$ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors		-	•	+
DP0_AUX_CH+ $100k\Omega$ Pull-down to GND near connector (DP only) 0.1uF capacitors only) DP0_AUX_CH- $100k\Omega$ Pull-up to 3.3V near connector (DP only) 0.1uF capacitors		-		
DP0_AUX_CH-only)0.1uF capacitors			·	
		only)	·	
	DP0_AUX_CH-	·	0.1uF capacitors	



Chack Itam Doscrie	ation						Same/Diff/NA
Check Item Description		10k0 Bull up to 1 9V pear main conn 9			Loyal Shiftor (w/ou	thut toward main	Sunicy Diny NA
DPO_HPD		10kΩ Pull-up to 1.8V near main conn. & 100kΩ Pull-down to GND on DP side of level			, ,	Level Shifter (w/output toward main connector) near main connector & $1k\Omega$ resistor to DP connector. Level shifter must	
		shifter.			be non-inverting.	lector. Level silliter illust	
DP1 TX3+/-			_		0.1uF capacitors		
DP1_TX2+/-					0.1uF capacitors		
DP1_TX1+/-					0.1uF capacitors		
DP1_TX1+/-					0.1uF capacitors		
DP1_AUX_CH+		100kO Bull down	to GND	near connector (DI			+
DF1_AOX_CH+		only)	I to GIVD	near connector (Di	0.1ul capacitors		
DP1_AUX_CH-		100kΩ Pull-up to 3.3V near connector (DP			0.1uF capacitors		
		only)) 3.3 V IIE	ai connector (Dr	U.Iui Capacitois		
DP1_HPD			1 8V near	main conn &	Level Shifter (w/ou	tnut toward main	
DI 1_111 D		10kΩ Pull-up to 1.8V near main conn. & 100kΩ Pull-down to GND on DP side of level			connector) near main connector & $1k\Omega$		
		shifter.			resistor to DP connector. Level shifter must		
		Siliter.			be non-inverting.		
DP1 for HDMI					1		
HDMI TXC+/-		4000 19/ rocieta	r to 6000) hoad to GND	0.1uF capacitors		
HDMI_TX0+/-		499Ω, 1% resistor to 600Ω bead to GND			· · · · · · · · · · · · · · · · · · ·		
HDMI_TX0+/- HDMI_TX1+/-		499Ω, 1% resistor to 600Ω bead to GND			0.1uF capacitors		
HDMI_TX1+/- HDMI_TX2+/-		499Ω , 1% resistor to 600Ω bead to GND 499Ω , 1% resistor to 600Ω bead to GND			0.1uF capacitors		
					0.1uF capacitors		
HDMI_DDC_SCL/SDA		10kΩ Pull-up to				Bidirectional level shifter between Pull-ups	
UDMI UDD		1.8kΩ Pull-up to				in Parallel Termination column	
HDMI_HPD		10kΩ Pull-up to 1.8V near main conn. & 100kΩ Pull-down to GND near HDMI conn.			Level shifter (w/output toward main connector) between Pull-up & Pull-down in		
		100K12 Pull-uowi	I to GND	near noivii coiiii.	,	•	
						Parallel Termination column. Level shifter can be inverting or non-inverting. $100k\Omega$	
					series resistor between pull-down & HDMI		
					connector.	veen pun-down & ribivii	
SD Card					connector.		
					100 ===================================		
SDCARD_CMD					10Ω resistor (EMI)		
SDCARD_D[3:0]					10Ω resistor (EMI)		
Power							
Jetson TX1 Power	Supplies						
Supply (Carrier Board)	Usage		(V)	Supply Type	Source	Enable	
VDD_IN	Main Supply from A	Adapter	5.5-	Adapter	na	na	
_	,	·	19.6	·			
VDD_RTC	Real-time clock sup	ply	2.6-5.5	Jetson TX1	VDD_5V0_SYS on	na	
				PMIC	Jetson TX1 or carrier		
					board (for charging)		
Carrier Board Supp	olies						
Supply (Carrier Board)	Usage		(V)	Supply Type	Source	Enable	
	_		5.5-				
VDD_MUX	Main power input f	rom DC Adapter	19.6	FETs	DC Adapter		
VDD_5V0_IO_SYS	Main 5V supply		5.0	DC/DC	VDD_MUX	CARRIER_PWR_ON	
VDD_3V3_SYS	Main 3.3V supply		3.3	DC/DC	VDD_MUX	3V3_SYS_BUCK_EN	
						1V8_IO_VREG_EN	
VDD_1V8	Main 1.8V supply		1.8	DC/DC	VDD_5V0_IO_SYS	(VDD_3V3_SYS_PG)	
VDD 3V3 CLD	2 27/	- (2.2	FETs/Load	VDD 3V3 6V6		
VDD_3V3_SLP	3.3V rail, off in Slee	p (various)	3.3	Switch	VDD_3V3_SYS	SOC_PWR_REQ	
VDD EVO 10 CLD	EV/ woil affire Cla	for CATA /FAAL	F 0	FETs/Load	VDD EVO 10 6V6	VDD 3V3 CLD	
VDD_5V0_IO_SLP	5V rail, off in Sleep,	TUT SATA/FAN	5.0	Switch	VDD_5V0_IO_SYS	VDD_3V3_SLP	
VDD_12V_SLP	PCIe & SATA connectors		12	Boost	VDD_5V0_IO_SYS	VDD_3V3_SLP	
VDD_VBUS_CON	VBUS for USB 2.0 Type AB conn.		5.0	Load Switch	VDD_5V0_IO_SYS	USB_VBUS_EN0	
USB_VBUS	VBUS for USB 3.0 T		5.0		VDD_5V0_IO_SYS	USB_VBUS_EN1	
SD_CARD_SW_PWR	SD Card power rail		3.3		VDD_3V3_SYS	SDCARD_VDD_EN	
VDD_5V0_HDMI_CON	·		5.0		VDD_5V0_IO_SYS	GPIO Expander U29, P14	
VDD_TS_1V8	1.8V rail for touch		1.8		VDD_1V8	GPIO Expander U29, P01	
AVDD_TS_DIS	High voltage rail fo		3.3	Load Switch	VDD_3V3_SLP	GPIO Expander U29, P02	
VDD_LCD_1V8_DIS	1.8V rail for panel		1.8		VDD_1V8	GPIO Expander U29, P11	
VDD_DIS_3V3_LCD	High voltage rail for	r panel	3.3		VDD_3V3_SYS	GPIO Expander U29, P03	
			•	·	_		



IIVIDIA.						
Check Item Descri	ption					Same/Diff/NA
VDD_1V2	Generic 1.2V display rail	1.2	LDO	VDD_1V8	GPIO Expander U29, P12	
DVDD_CAM_IO_1V8	1.8V rail for camera I/O	1.8	Load Switch	VDD_1V8	GPIO Expander U28, P11	
AVDD_CAM	High voltage rail for cameras	2.8	Load Switch	VDD_3V3_SLP	GPIO Expander U29, P15	
DVDD_CAM_IO_1V2	1.2V rail for camera core	1.2	LDO	VDD_1V8	GPIO Expander U28, P12	
Power Control						
VIN PWR BAD# conne	cts to carrier board main power inpu	t & disch	arge circuit. Inact	ive when main supp	lv is stable	
	d as enable for carrier board main 5				,	
	rier board connects to devices requir				es (reset button, etc.)	
_	to PMIC Reset output through diode		•	•		
for Boundary Scan mod			g		, .,	
POWER_BTN# connects	s to button or similar to pull POWER	BTN# to	GND when presse	ed/asserted to power	r system ON/OFF	
SLEEP# optionally conn	ects to button or similar to pull SLEE	P# to GN	D when pressed/a	sserted to put syster	n in sleep mode. By default,	
pin used for Volume Do	own button on carrier board.					
CARRIER_STBY# connec	cts to enable of supplies that should	be off in	Sleep mode such a	as VDD_3V3_SLP		
Power Discharge						
	lemented to bring carrier board main	1 5V. 3.3	V. 1.8V & 3.3V Slee	ep rails low when sys	tem is powered off or the	
	d. Circuit also asserts VIN_PWR_BAD	-	•	•		
Wake Event Pins						
	red, GPIO20 AUD INT pin is used					
	quest to AP required, GPIO13 BT W	AKE AD	nin is used			
		_	•			
	Request to AP required, GPIO10_WII required, GPIO17_MDM2AP_READY	_				
	ert required, GPIO17_MDM/ZAP_READI	•				
If HDMI CEC required, I		JOI piii i	s useu			
·	errupt required, GPIO EXPO INT pin	is used				
•	uired, POWER BTN# pin is used	is useu				
	quired, CHARGING# pin is used					
	arrier board required, SLEEP# pin is	ısed				
	nterrupt required, GPIO8_ALS_PROX		is used			
•	t required, DP1_HPD pin is used	p	15 4364			
	required, BATLOW# pin is used					
, ,	te Request to AP required, GPIO16 N	IDM W	ΔKF ΔP nin is used	٠		
	rrupt required, GPIO6_TOUCH_INT			<u> </u>		
	upt required, GPIO9_MOTION_INT p					
			<u>~</u>			
USB/PEX/SATA	Connections					
USB 2.0						
USB0 available to be us	ed as device for USB recovery at a m	inimum				
USB ID from connector	, if used, connects to Jetson TX1 USB	0_OTG_I	D pin			
VBUS from connector of	onnects to load switch (if host suppo	rted) an	d USB0_VBUS_DE	T pin on Jetson TX1 (100kΩ resistor to GND	
required)						
Any EMI/ESD devices u	sed are suitable for USB High-speed					
USB 3.0						
USB_SSO_RX+/- conne	cted to RX+/- pins on USB 3.0 connec	tor, Devi	ce, Hub, etc.			
USB_SS0_TX+/- connec	cted to TX+/- pins on USB 3.0 connec	tor, Devi	ce, Hub, etc. (See	Signal Terminations)		
	rfaces taken from USB_SS1_x, PEX1_					
	Common Mode Choke requirement	_			vice is recommended	
See USB 3.0 section fo	r ESD requirements. SEMTECH ESD F	clamp05	24p device is reco	mmended		
PCle						
PCIe Controller #1 (x1)						
	le-lane device/connector					
	responding pins on connector, or RX	+/- on d	evice on carrier ho	oard (See Signal Term	ninations)	
	responding pins on connector, or TX					
	or device TX pins (those connected to	•			(See Signal Terminations)	
	or PCIe Controller #1 (single-lane PCI				(0.Da. / 0.111111ations)	
	for PCIe Controller #1 (single-lane i Cl					
PCIe Controller #0 (up		🗸 1		, c		
• • • • • • • • • • • • • • • • • • • •	le-lane device/connector					
	or 3.3V 2-lane device/connector					
_	R PEX RFU used for 3.3V 4-lane device	re/conne	ctor			
	responding pins on connector, or RX			oard (See Signal Term	ninations)	
, connected to con	. coponante pino on confiector, or to	., on u	CARCO ON CONTIENDO	Janu (Jee Jigilal Telli		<u> </u>



Check Item Description	Same/Diff/NA
RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board	
AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/–) if device is on carrier board (See Signal Terminations)	
Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEXO_REFCLK+/-	
Clock Reguest & Reset for PCIe Controller #0 are PEXO CLKREQ# & PEXO RST#	
Common	
PEX_WAKE# connected to WAKE pins on devices/connectors (See Signal Terminations)	
SATA	
SATA_TX+/- connected to TX_P/N pins of SATA connector (or RX+/- pins of onboard device) (See Signal Terminations)	
SATA_RX+/- connected to RX_P/N pins of SATA connector (or TX+/- pins of onboard device) (See Signal Terminations)	
See SATA section for Common Mode Choke requirements if they are required. TDK ACM2012D-900-2P device is recommended	
See SATA section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended	
SDMMC Connections	
SD Card	
SDCARD_CLK connected to CLK pin of socket	
SDCARD_CMD connected to CMD pin of device. (See Signal Terminations)	
SDCARD_D[3:0] connected to DATA[3:0] pins of socket. (See Signal Terminations)	
SDCARD_CD connected to the SD Card Detect pin on socket	
SDCARD_WP connected to the SD Card Write Protect pin on socket (if supported)	
SDCARD_PWR_EN connected to SD Card VDD supply/load switch enable pin	
Adequate bypass caps provided on SD Card VDD rail	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended).	
SDIO	
SDIO_CLK connected to CLK pin of device	
SDIO_CMD connected to CMD pin of device. (See Signal Terminations)	
SDIO_D[3:0] connected to DATA[3:0] pins of device. (See Signal Terminations)	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended).	
Display Connections	
DSI Control of the co	
DSIO_CK+/- connected to CLKn & CLKp pins of the primary DSI display	
DSIO_D[1:0] +/- connected to lower 2 lanes of the primary DSI display.	
DSI1_D[1:0] +/- connected to upper two lanes of the primary 4 lane DSI display.	
DSI2_CK+/- connected to CLKp/n pins of either the primary DSI display if it supports a 2 x4 lane interface, or a secondary DSI display DSI2_D[1:0] +/- connected to lower 2 lanes of a secondary DSI display or lower 2 lanes of the upper 4 lanes of the primary DSI display	
supporting a 2 x4 lane interface.	
DSI3_D[1:0] +/- connected to upper 2 lanes of a secondary DSI display or upper 2 lanes of upper 4 lanes of the primary DSI display	
supporting a 2 x4 lane interface.	
LCD TE (used for Tearing Effect signal from display) connected to matching pin on display connector if supported	
LCD_VDD_EN connected to enable of embedded display related power supply/load switch	
LCD_BKLT_EN connected to enable of backlight solution	
LCD BKLT PWM connected to PWM input of backlight solution	
Any EMI/ESD devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended)	
eDP	
DPO_TX[3:0] +/- connected to eDP panel/connector (See Signal Terminations)	
DPO_IX[3:0] +/— connected to eDP panel/connector (See Signal Terminations) DPO_AUX_CH+/— connected to Aux Lane of eDP panel/connector (See Signal Terminations)	+
DPO_AOX_CH+/= connected to Aux Lane of eDP panel/connector (see Signal Terminations) DPO_HPD connected to HPD pin of panel/connector (if DP implemented on DPO pins— not applicable to eDP)	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)	
	Same/Diff/NA
Check Item Description	Suncy Billy NA
HDMI	
DP1_TX3+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations)	
DP1_TX[2:0]+/- connected to D[0:2]+/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)	
DP1_HPD connected to HPD pin on HDMI Connector (See Signal Terminations)	
HDMI_CEC connected to CEC on HDMI Connector through gating circuitry.	
DP1_AUX_CH+ connected to SCL & DP1_AUX_CH- to SDA on HDMI Connector (See Signal Terminations)	
HDMI 5V Supply connected to +5V on HDMI Connector.	
See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)	
See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended	
DP	
DP1_TX[3:0]+/- connected to D[3:0]+/- on DP Connector. (See Signal Terminations)	
DP1_HDP connected to HPD pin on DP Connector (See Signal Terminations)	



Charle Ham Description	Same/Diff/NA
Check Item Description	Jame, Dill, NA
DP1_AUX_CH+/- connected to AUX_CH+/- on DP connector (See Signal Terminations)	
DP 3.3V Supply connected 3.3V supply pin on DP connector to VDD_3V3_SYS with adequate decoupling.	_
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)	
Video Input	
Camera (CSI)	
CSI[5:0]_CLK+/- connected to clock pins of camera. See the CSI Configurations table for details	
CSI[5:0]_D[1:0]+/- connected to data pins of camera. See the CSI Configurations table for details	
12C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).	
CAM[1:0] MCLK connected to Camera reference clock inputs.	
GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to power down pins on camera(s).	
GPIO4 CAM STROBE connected to camera strobe circuit unless strobe control comes from camera module.	
CAM_FLASH_EN connected to enable of flash circuit	
If Jetson TX1 GPIO used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used	
GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.	+
If Auto Focus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as	+
common reset line.	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)	+
Audio	
Codec/I2S	
12SO used for Audio Codec if present in design	
12S2 used for BT if present in design	
12S[3:0]-SCLK Connect to I2S/PCM CLK pin of audio device.	
12S[3:0]-LRCK Connect to Left/Right Clock pin of audio device.	
12S[3:0]-SDATA OUT Connect to Data Input pin of audio device.	
12S[3:0]-SDATA IN Connect to Data Output pin of audio device.	
AUD MCLK Connect to clock pin of Audio Codec.	
GPIO8 AUD RST Connect to reset pin of Audio Codec.	
GPIO9_AUD_INT Connect to interrupt pin of Audio Codec.	
I2C/SPI/UART	
12C	
I2C devices on same I2C interface do not have address conflicts (comparisons are done 7-bit to 7-bit format or 8-bit to 8-bit format)	
I2C_CAM, I2C_GP0 & I2C_PM (See Signal Terminations). Additional external pull-ups are not added & devices on bus are 1.8V or level	
shifter is used.	
I2C_GP1 (See Signal Terminations). Additional external pull-ups are not added & devices on bus are 3.3V or level shifter is used.	
Pull-up resistors are provided on all I2C I/F segments, including on either side of any level shifters.	
Pull-up resistor values based on frequency/load (check I2C Spec)	
I2C_CAM_CK/DAT, I2C_GP[1:0]_CK/DAT & I2C_PM_CK/DAT connect to SCL/SDA pins of devices	
SPI	
SPI[2:0]_CLK connected to Peripheral CLK pin(s)	
SPI[2:0]_MOSI connected to Slave Peripheral MOSI pin(s)	
SPI[2:0] MISO connected to Slave Peripheral MISO pin(s)	
<u> </u>	1
SPI[2:1] CS[1:0]# / SPI0 CS0# connected one CS# pin per SPLIF to each Slave Peripheral CS pin on the interface	
SPI[2:1]_CS[1:0]# / SPI0_CSO# connected one CS# pin per SPI IF to each Slave Peripheral CS pin on the interface	Same/Diff/NA
Check Item Description	Same/Diff/NA
Check Item Description UART	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device UARTx_RX connects to Peripheral TX pin of device	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_CTS# connects to Peripheral RTS# pin of device	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UART0_RX & UART0_CTS on non-Jetson TX1 side of level shifter (if level shifter required)	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_RX connects to Peripheral RTS# pin of device UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UARTO_RX & UARTO_CTS on non-Jetson TX1 side of level shifter (if level shifter required) Miscellaneous	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UART0_RX & UART0_CTS on non-Jetson TX1 side of level shifter (if level shifter required)	Same/Diff/NA
Check Item Description UART UARTX_TX connects to Peripheral RX pin of device UARTX_RX connects to Peripheral TX pin of device UARTX_RX connects to Peripheral RTS# pin of device UARTX_CTS# connects to Peripheral RTS# pin of device UARTX_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UARTO_RX & UARTO_CTS on non-Jetson TX1 side of level shifter (if level shifter required) Miscellaneous	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UARTO_RX & UARTO_CTS on non-Jetson TX1 side of level shifter (if level shifter required) Miscellaneous JTAG	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UART0_RX & UART0_CTS on non-Jetson TX1 side of level shifter (if level shifter required) Miscellaneous JTAG JTAG_TMS Connect to TMS pin of connector	Same/Diff/NA
Check Item Description UART UARTX_TX connects to Peripheral RX pin of device UARTX_RX connects to Peripheral TX pin of device UARTX_CTS# connects to Peripheral RTS# pin of device UARTX_RTS# connects to Peripheral CTS# pin of device UARTX_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UARTO_RX & UARTO_CTS on non-Jetson TX1 side of level shifter (if level shifter required) Miscellaneous JTAG JTAG_TMS Connect to TMS pin of connector JTAG_TCK Connect to TCK pin of connector (See Signal Terminations).	Same/Diff/NA
Check Item Description UART UARTX_TX connects to Peripheral RX pin of device UARTX_RX connects to Peripheral TX pin of device UARTX_CTS# connects to Peripheral RTS# pin of device UARTX_RTS# connects to Peripheral CTS# pin of device UARTX_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UARTO_RX & UARTO_CTS on non-Jetson TX1 side of level shifter (if level shifter required) Miscellaneous JTAG JTAG_TMS Connect to TMS pin of connector JTAG_TCK Connect to TCK pin of connector (See Signal Terminations). JTAG_TDO Connect to TDO pin of connector	Same/Diff/NA
Check Item Description UART UARTx_TX connects to Peripheral RX pin of device UARTx_RX connects to Peripheral TX pin of device UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UARTO_RX & UARTO_CTS on non-Jetson TX1 side of level shifter (if level shifter required) Miscellaneous JTAG_TMS Connect to TMS pin of connector JTAG_TCK Connect to TCK pin of connector (See Signal Terminations). JTAG_TDO Connect to TDO pin of connector JTAG_TDI Connect to TDI pin of connector	Same/Diff/NA



Check Item Description		Same/Diff/NA			
UARTO is used for Debug UART. See check item under UART for pull-ups on RX/CTS if level shifter used.					
Strapping FORCE_RECOV#: To enter Forced Recovery mode, pin is connected to GND when system is powered on.					
CHARGING# (REC_MODE2 strap). If this pin is used in a design, it must not be driven/pulled low during power-on along with					
· · · · · · · · · · · · · · · · · ·	FORCE_RECOV# for Recovery Mode as this would change the strapping & select a reserved mode. Violating this requirement will				
prevent the system from entering Recovery Mo					
· · · · · - · -					
	UARTO_TX & UARTO_RTS (RAM_CODE[1:0] straps). If these pins are used in a design, they must not be driven or pulled high or low during power-on. Violating this requirement can change the RAM_CODE strapping & result in functional failures.				
	used in a design, it must not be driven or pulled high during power-on. Violating this				
requirement can change the BOOT_SELECT stra					
Pin Selection	FF0				
Pinmux completed including GPIO usage (direct	ion, initial state, Ext. PU/PD resistors, Deep Sleep state).				
SFIO usage matches reference platform where	possible.				
Each SFIO function assigned to only one pin, ev	en if function selected in Pinmux registers is not used or pin used as GPIO				
GPIO usage matches reference platform where					
Unused Special Function Interf					
Ball Name	Termination				
USB 2.0	remination				
USB[2:1]+/-	Leave NC any unused pins				
	Leave NC any unused pins				
USB 3.0 / PCIe	I				
PEX_[2:0]_TX+/-, USB_SS[1:0]_TX+/-,	Leave NC any unused TX lines				
PEX_RFU_TX+/-					
PEX_[2:0]_RX+/-, USB_SS[1:0]_RX+/-,	Connect to GND any unused RX lanes				
PEX_RFU_RX+/-					
PEX_[1:0]_REFCLK+/-	Leave NC if not used				
SATA					
SATA_TX+/-	Leave NC if not used.				
SATA_RX+/-	Connect to GND if SATA IF not used				
Ethernet					
GBE MDIx	Leave NC if not used				
GBE_LINK_ACT, GBE_LINK100 &	Leave NC any not used				
GBE_LINK1000	,				
GBE_CTREF	Leave NC - Not used				
DSI					
DSI[2,0] CK+/-	Leave NC any Clock lane not used.				
DSI[3:0]_D[1:0]+/-	Leave NC any unused DSI Data lanes				
DSI[3,1]_CK+/-	Leave NC - not used on Jetson TX1				
CSI					
CSI[5:0]_CK+/-	Leave NC any unused CSI Clock lanes				
CSI[5:0]_D[1:0] +/-	Leave NC any unused CSI Data lanes				
eDP					
DP0_TX[3:0] +/-	Leave NC any unused lanes				
DPO_AUX_CH+/-	Leave NC any unused lanes				
DPO HPD	Leave NC if not used				
HDMI/DP		<u> </u>			
DP1 TX[3:0] +/-	Leave NC if lanes not used for HDMI or DP	T			
DP1_AUX_CH+/-	Leave NC if not used for HDMI or DP				
DP1_HPD	Leave NC if not used				
HDMI_CEC Leave NC if not used					



16.0 APPENDIX A: GENERAL LAYOUT GUIDELINES

16.1 Overview

Trace and via characteristics play an important role in signal integrity and power distribution on a the Jetson TX1. Vias can have a strong impact on power distribution and signal noise, so careful planning must take place to ensure designs meet NVIDIA's via requirements. Trace length and impedance determine signal propagation time and reflections, both of which can greatly improve or reduce the performance of the Jetson TX1. Trace and via requirements for each signal type can be found in the corresponding chapter; this appendix provides general guidelines for via and trace placement.

16.2 Via Guidelines

The number of vias in the path of a given signal, power supply line, or ground line can greatly affect the performance of the trace. Via placement can make differences in current carrying capability, signal integrity (due to reflections and attenuation), and noise generation, all of which can impact the overall performance of the trace. The following guidelines provide basic advice for proper use of vias.

16.2.1 Via Count and Trace Width

As a general rule, each ampere of current requires at least two micro-vias.


16.2.2 Via Placement

If vias are not placed carefully, they can severely degrade the robustness of a board's power plane. In standard deigns that don't use blind or buried vias, construction of a via entails drilling a hole that cuts into the power and ground planes. Thus, incorrect via placement affects the amount of copper available to carry current to the power balls of the IC. The package pin-out and breakout patterns are designed with via channels in mind.

16.2.3 Via Placement and Power/Ground Corridors

Vias should be placed so that sufficiently wide power corridors are created for good power distribution, as show in Figure 37.

Figure 37. Via Placement for Good Power Distribution



Care should also be taken to avoid use of "thermal spokes" (also referred to as "thermal relief") on power and ground vias. Thermal spokes are not necessary for surface-mount components, and the narrow spoke widths contribute to increased inductance. The metal on the inner layers between vias may not be flooded with copper if sufficient spacing is not provided. The diminished spacing creates a blockage and forces the current to find another path due to lack of copper, as shown in Figure 38 and Figure 39. This leads to power delivery issues and impedance discontinuities when traces are routed over these plane voids.



Figure 38. Good Current Flow Resulting from Correct Via Placement





Figure 39. Poor Current Flow Resulting from Incorrect via Placement



In general, a dense via population should be avoided and good PCB design principles and analysis should be applied.

16.3 Connecting Vias

To be effective, vias must be connected properly to the signal and power planes. Poor via connections make the capacitor and power planes less effective, leading to increased cost due to the need for additional capacitors to achieve equivalent performance. This not only impacts the BOM (Bill of Material) cost of the design, but it can greatly impact quality and reliability of the design.

16.4 Trace Guidelines

Trace length and impedance play a critical role in signal integrity between the driver and the receiver on the Jetson TX1. Signal trace requirements are determined by the driver characteristics, source characteristics, and signal frequency of the propagating signal.

16.4.1 Layer Stack-Up

The number of layers required is determined by the number of memory signal layers needed to achieve the desired performance, and the number of power rails required to achieve the optimum power delivery/noise floor. For example, high-performance boards require four memory signal routing layers, with at least two GND planes for reference. This comes to six layers; add another two for power, which gives eight layers minimum. Reduction from eight to six layers starts the trade-off of cost versus performance.

Power and GND planes usually serve two purposes in PCB design: power distribution and providing a signal reference for high-speed signals.

Either the power or the ground planes can be used for high-speed signal reference; this is particularly common for low-cost designs with a low layer count. When both power and GND are used for signal reference, make sure you minimize the reference plane transition for all high-speed signals. Decoupling caps or transition vias should be added close to the reference plane transitions.



The maximum trace length for a given signal is determined by the maximum allowable propagation delay and impedance for the signal. Higher frequency signals must be treated as transmission lines (see "Appendix C – Transmission Line Primer") to determine proper trace characteristics for a signal.

All signals on the graphics card maintain different trace guidelines; please refer to the corresponding signal chapter in the Design Guide to determine the guidelines for the signal.



17.0 APPENDIX B: STACK-UPS

17.1 Reference Design Stack-Ups

17.1.1 Importance of Stack-Up Definition

Stack-ups define the number and order of Board layers. Stack-up definition is critical to the following design:

- Circuit routability
- Signal quality
- Cost

17.1.2 Impact of Stack-Up Definition on Design

Stack-Up Impact on Circuit Routability

If there are insufficient layers to maintain proper signal spacing, prevent discontinuities in reference planes, obstruct flow of sufficient current, or avoid extra vias, circuit routing can become unnecessarily complex. Layer count must be minimally appropriate for the circuit.

Stack-Up Impact on Signal Quality

Both layer count and layer order impact signal integrity. Proper inter-signal spacing must be achievable. Via count for critical signals must be minimized. Current commensurate with the performance of the board must be carried. Critical signals must be adjacent to major and minor reference planes, and adhere to proximity constraints with respect to those planes. The recommended NVIDIA stack-ups achieve these requirements for the signal speeds supported by the board.

Stack-Up Impact on Cost

While defining extra layers can facilitate excellent signal integrity, current handling capability and routability, extra layers can impede the goal of hitting cost targets. The art of stack-up definition is achieving all technical and reliability circuit requirements in a cost efficient manner. The recommended NVIDIA stack-ups achieve these requirements with efficient use of board layers.



18.0 APPENDIX C: TRANSMISSION LINE PRIMER

18.1 Background

NVIDIA maintains strict guidelines for high-frequency PCB transmission lines to ensure optimal signal integrity for data transmission. This section provides a brief primer into basic board-level transmission line theory.

Characteristics

The most important PCB transmission line characteristics are listed in the following bullets:

 Trace width/height, PCB height and dielectric constant, and layer stack-up affect the characteristic trace impedance of a transmission line.


$$Z_0 \cong \left(\frac{L}{C}\right)^{1/2}$$

Signal rise time is proportional to the transmission line impedance and load capacitance.

RiseTime
$$\cong \left(\frac{Z_0 * R_{Term}}{Z_0 + R_{Term}}\right) * C_{Load}$$

 Real transmission lines (Figure 40) have non-zero resistances that lead to attenuation and distortion, creating signal integrity issues.

Figure 40. Typical Transmission Line Circuit



Transmission lines are used to "transmit" the source signal to the load or destination with as little signal degradation or reflection as possible. For this reason it is important to design the high-speed signal transmission line to fall within characteristic guidelines based on the signal speed and type.

18.2 Physical Transmission Line Types

The two primary transmission line types often used for Tegra board designs are

- Microstrip transmission line (Figure 41)
- Stripline transmission line (Figure 42)

The following sections describe each type of transmission.

Microstrip Transmission Line

Figure 41. Microstrip Transmission Line

$$\begin{array}{c|c} & & & & & & & \\ \hline \uparrow & & & \\ \hline \downarrow & & \\ \hline \downarrow & & \\ \hline \end{array} \quad \text{Dielectric} \quad \begin{array}{c} & & \\ \hline \uparrow \\ \hline \end{array} \quad Z_0 = \left(\begin{array}{c} 87 \\ \hline \sqrt{\text{Er} + 1.414} \end{array} \right) \ln \left(\begin{array}{c} 5.98 \text{H} \\ \hline 0.8 \text{W} + \text{T} \end{array} \right)$$

- Z₀: Impedance
- W: Trace width (inches)
- T: Trace thickness (inches)
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

Stripline Transmission Line



Figure 42. Stripline Transmission Line

$$\begin{array}{c|c} | \leftarrow W \rightarrow | \\ \hline \uparrow \\ B \\ \hline \downarrow \end{array} \qquad \begin{array}{c|c} \hline \uparrow \\ \hline \uparrow \\ \hline \hline \uparrow \\ \hline \end{array} \qquad \begin{array}{c|c} \hline \downarrow \\ \hline \uparrow \\ \hline \hline \end{array} \qquad \begin{array}{c|c} Z_0 = \begin{pmatrix} 60 \\ \hline \sqrt{Er} \end{pmatrix} ln \begin{pmatrix} 4H \\ 0.67\pi W \begin{pmatrix} 0.8 + \frac{T}{W} \end{pmatrix} \end{pmatrix}$$

- Z₀: Impedance
- W: Trace width (inches)
- T: Trace thickness (inches)
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

18.3 Driver Characteristics

Driver characteristics are important to the integrity and maximum speed of the signal. The following points identify key driver equations and concepts used to improve signal integrity and transmission speed.

- The driver (source) has resistive output impedance Z_S, which causes only a fraction of the signal voltage to propagate down the transmission line to the receiver (load).
 - Transfer function at source:

$$T1 = \frac{Z_0}{Z_{S} + Z_0}$$

- Driver strength is inversely proportional to the source impedance, Zs.
- Z_S also acts as the source termination, which helps dampen reflection.
 - Source reflection coefficient:

$$R1 = \frac{(Z_S - Z_0)}{(Z_S + Z_0)}$$

18.4 Receiver Characteristics

Receiver characteristics are important to the integrity and detectability of the signal. The following points identify key receiver concepts and equations for optimum signal integrity at the final destination.

- The receiver acts as a capacitive load and often has a high load impedance, Z_L.
- Unterminated transmission lines cause overshoot and reflection at the receiver, which can cause data corruption.
 - Output transfer function at load:

$$T2 = \frac{2 * Z_{L}}{Z_{L_{+}} Z_{0}}$$

- Load reflection coefficient:

$$R2 = \frac{(Z_{L} - Z_{O})}{(Z_{L} + Z_{O})}$$

- Load impedance can be lowered with a termination resistor (R_{Term}) placed at the end of the transmission line.
 - Reflection is minimized when Z_L matches Z₀


18.5 Transmission Lines & Reference Planes

Defining an appropriate reference plane is vital to transmission line performance due to crosstalk and EMI issues. The following points explore appropriate reference plane identification and characteristics for optimal signal integrity:

- Transmission line return current (Figure 43)
 - High-speed return current follows the path of least inductance.
 - The lowest inductance path for a transmission line is right underneath the transmission line; i(D) is proportional to:



Figure 43. Transmission Line Height



- Transmission line return current:
 - High-speed return current follows the path of least inductance.
 - The lowest inductance path for a transmission line is the portion of the line closest to the dielectric surface; i(D) is proportional to


$$\frac{1}{\left(1+\left(\frac{D}{H}\right)^2\right)}$$

- Crosstalk on solid reference plane (Figure 44):
 - Crosstalk is caused by the mutual inductance of two parallel traces.
 - Crosstalk at the second trace is proportional to

$$\frac{1}{\left(1+\left(\frac{D}{H}\right)^2\right)}$$


- The signals need to be properly spaced to minimize crosstalk.

Figure 44. Crosstalk on Reference Plane



- Reference plane selection
 - Solid ground is preferred as reference plane.
 - Solid power can be used as reference plane with decoupling capacitors near driver and receiver.
 - Reference plane cuts and layer changes need to be avoided.
- Power plane cut example (Figure 45)
 - Power plane cuts will cause EMI issues.
 - Power plane cuts also induce crosstalk to adjacent signals.


Figure 45. Example of Power Plane Cuts



- When cut is unavoidable:
 - Place decoupling capacitors near transition.
 - Place transition near source or receiver when decoupling capacitors are abundant (Figure 46).




Figure 46. Another Example of Power Plane Cuts




- When signal changes plane:
 - Try not to change the reference plane, if possible.
 - When a reference plane switches to different power rail, a stitching capacitor is required (Figure 47).

Figure 47. Switching Reference Planes



- When the same ground/power reference plane changes to a different layer, a stitching via is required (Figure 48).

Figure 48. Reference Plane Switch Using VIA





19.0 APPENDIX D: DESIGN GUIDELINE GLOSSARY

The Design Guidelines include various terms. The descriptions in the table below are intended to show what these terms mean and how they should be applied to a design.

Table 85 Layout Guideline Tutorial

Trace Delays

Max Breakout Delay

Routing on Component layer: Maximum Trace Delay from inner ball to point beyond ball array where normal trace spacing/impedance can be met. Routing passes to layer other than Component layer: Trace delay from ball to via + via delay. Beyond this, normal trace spacing/impedance must be met.

Max Total Trace Delay

Trace from Jetson TX1 pin to Device pin. This must include routing on the main PCB & any other Flex or secondary PCB. Delay is from Jetson TX1 to the final connector/device.

Intra/Inter Pair Skews

Intra Pair Skew (within pair)

Difference in delay between two traces in differential pair: Shorter routes may require indirect path to equalize delays

Inter Pair Skew (pair to pair)

Difference between two (or possibly more) differential pairs

Impedance/Spacing

Microstrip vs Stripline

Microstrip: Traces next to single ref. plane. Stripline: Traces between two ref planes

Trace Impedance

Impedance of trace determined by width & height of trace, distance from ref. plane & dielectric constant of PCB material. For differential traces, space between pair of traces is also a factor

Board trace spacing / Spacing to other nets

Minimum distance between two traces. Usually specified in terms of dielectric height which is distance from trace to reference layers.

Pair to pair spacing

Spacing between differential traces

Breakout spacing

- Possible exception to board trace spacing above is shown in figure to right where different spacing rules are allowed under Tegra in order to escape from Ball array.
- This includes spacing between adjacent traces & between traces/vias or pads under the device in order to escape ball matrix. Outside device boundary, normal spacing rules apply.

Reference Return

Ground Reference Return Via & Via proximity (signal to reference)

- Signals changing layers & reference GND planes need similar return current path
- Accomplished by adding via, tying both GND layers together

Via proximity (sig to ref) is distance between signal & reference return vias

- GND reference via for Differential Pair
- Where a differential pair changes GND reference layers, return via should be placed close to & between signal vias (example to right)

Signal to return via ratio

Number of Ground Return vias per Signal vias. For critical IFs, ratio is usually 1:1. For less critical IFs, several trace vias can share fewer return vias (i.e. 3:2 – 3 trace vias & 2 return vias).

Slots in Ground Reference Laver

- When traces cross slots in adjacent power or ground plane
- Return current has longer path around slot
- Longer slots result in larger loop areas
- Avoid slots in GND planes or do not route across them

Routing over Split Power Layer Reference Layers

- When traces cross different power areas on power plane
 - Return current must find longer path usually a distant bypass cap
 - If possible, route traces w/solid plane (GND or PWR) or keep routes across single area
- If traces must cross two or more power areas, use stitching capacitors
 - Placing one cap across two PWR areas near where traces cross area boundaries provides high-frequency path for return current
 - Cap value typically 0.1uF & should ideally be within 0.1" of crossing



20.0 APPENDIX E: JETSON TX1 PIN DESCRIPTIONS

Table 86. Jetson TX1 Connector (8x50) Pin Descriptions

ADD_IN	Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
Main DC Month Main DC mput Main DC mput Main DC mput Main DC mput Month Main DC mput Month Month	Δ1	VDD IN	_	Main VDD Input		Innut	5 5V-19 6V
AS SND		_	_	<u>'</u>			
MA			_	· · · · · · · · · · · · · · · · · · ·			
Modern M			_				
AGE DEC. MICHAEL GEN3_12C_SCL PM IDC Struc Clock ID EFREDM Bidir Open Drain - 1.8V			-		-	-	-
APPLICATION			GEN3 I2C SCI		ID FEPROM	Bidir	Onen Drain – 1 8V
ABS GPICLAFAPE, WARE, MODENN AP Fergra') Wake Modem Modem Modem CMOS - 1.8V							
ABO				,	· '		
Modem Input							
ALI 200			-				
ALIZ JAG, TIMS			WODEW_WAKE_AI		-		
ALIS TAG_TIDO			ITAG TMS		ITΔG		
And MAG PTCLK		_	_				
ABTZ_CTS#		-					
MARTZ_RTS# UARTZ_RTS# UARTZ_RTS# UARTZ_REQUEST to Send BT Output CMOS - 1.8V		-	_				
Micro USB VBUS END						-	
March Marc		-	_	,			
A30					' '		,
A20 12C, GP1_DAT			03B_VB03_EN1	,, .	- C3B 3.0 (FOWEI)	- Diuli	open brain = 3.3v
12C_GPI_CLK			GEN2 I2C SDA		I2C (General)	Ridir	Onen Drain – 2 2V
A22 GPIO_EXP1_INT					· · · · · · · · · · · · · · · · · · ·		
A23 GPO_EXPO_INT					· · · · · · · · · · · · · · · · · · ·		
A25 CLO_TE			_	<u>'</u>			
A25 CC_TE				·	GPIO Expander	IIIput	CIVIO3 = 1.6V
A27 RSVD					Display (Control)	Innut	CMOS 1.9V
A27 RSVD		_	LCD_IE		Display (Collition)	IIIput	CIVIOS = 1.8V
A28 GND			-		_		
A29 SDIO_RST# NFC_EN SDIO Reset SDIO Output CMOS - 1.8V			-		CND		CND
A30 SDIO_D3 SDMMC3_DAT3 SDIO_Data 3 SDIO Bidir CMOS - 1.8V							
A31 SDIO_D2 SDMMC3_DAT2 SDIO_Data 2 SDIO Bidir CMOS1.8V		_	_				
A32 SDIO_D1		-	-				
A33 DP1_HPD		_	_				
DP_AUX_CH- DP_AUX_CH1_N Display Port 1 Aux- or HDMI DDC SDA Display (DP/HDMI) Bidir Board (eDP/DP) or Open-Drain, 1.8V DP_AUX_CH1_P Display Port 1 Aux+ or HDMI DDC SCL Display (DP/HDMI) Bidir Board (eDP/DP) or Open-Drain, 1.8V DP_AUX_CH1_P Display Port 1 Aux+ or HDMI DDC SCL Display (DP/HDMI) Bidir DDC/I2C) Display (DP/HDMI) Bidir DDC/I2C) Display (DP/HDMI) Bidir DDC/I2C) Display (DP/HDMI) Bidir DDC/I2C) Display (DP/HDMI) Displa		-	-				
Display Port 1 AUX- or HDMI DDC SUA Display (DP/HDMI) Bidir Board (eDP/DP) or Open-Drain, 1.8V SYS_RESET_IN_N Display Port 1 AUX+ or HDMI DDC SCL Display (DP/HDMI) Bidir DDC/I2C) Bidir DDC/I2C Display (DP/HDMI) DDC/I2C DIsplay (DP/HDMI) DDC/I2C	A33	-		Display Port 1 Hot Plug Detect	Display (DP/HDMI)	Input	
A35	A34			Display Port 1 Aux- or HDMI DDC SDA	Display (DP/HDMI)	Bidir	Board (eDP/DP) or Open-
A37 GND	A35	DP1_AUX_CH+	DP_AUX_CH1_P	Display Port 1 Aux+ or HDMI DDC SCL	Display (DP/HDMI)	Bidir	*
A38 USB1_D+ USB2_DP USB 2.0, Port 1 Data+ USB 3.0 Type A Bidir A39 USB1_D- USB2_DN USB 2.0, Port 1 Data+ USB 3.0 Type A Bidir A40 GND - GND - GND - GND A41 RSVD - Not used	A36	USB0_OTG_ID	-	USB0 ID / VBUS EN	USB 2.0	Input	Analog
A39 USB1_D- USB2_DN USB 2.0, Port 1 Data+ USB 3.0 Type A Bidir A40 GND - GND - GND A41 RSVD - Not used	A37	GND	-	GND	GND	-	GND
A40 GND - GND - GND - GND - GND A41 RSVD - Not used	A38	USB1_D+	USB2_DP	USB 2.0, Port 1 Data+	USB 3.0 Type A	Bidir	USB BHV
A41 RSVD - Not used	A39	USB1_D-	USB2_DN	USB 2.0, Port 1 Data+	USB 3.0 Type A	Bidir	0381111
A42 RSVD - Not used	A40	GND	-	GND	GND	-	GND
A43 GND - GND - GND - GND A44 PEXO_REFCLK+ PEX_CLK1P PCIe Reference Clock 0+ PCIe Output A45 PEXO_REFCLK- PEX_CLK1N PCIe Reference Clock 0- PCIe Output A46 RESET_OUT# - Reset from PMIC (through diodes) to Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC). A47 RESET_IN# SYS_RESET_IN_N System Reset driven from carrier board to trigger full system reset (i.e. RESET_button). A48 CARRIER_PWR_ON - Carrier Power On System Control Output CMOS, 3.3V	A41	RSVD	-	Not used	-	-	-
A44 PEXO_REFCLK+ PEX_CLK1P PCIe Reference Clock 0+ PCIe Output PCIe PHY A45 PEXO_REFCLK- PEX_CLK1N PCIe Reference Clock 0- PCIe Output A46 RESET_OUT# - Reset from PMIC (through diodes) to Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC). A47 RESET_IN# SYS_RESET_IN_N System Reset driven from carrier board to rigger full system reset (i.e. RESET_button). A48 CARRIER_PWR_ON - Carrier Power On System Control Output CMOS, 3.3V	A42	RSVD	-	Not used	-	-	-
A45 PEXO_REFCLK- A46 RESET_OUT# - Reset from PMIC (through diodes) to Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC). System Reset driven from PMIC to carrier board for devices requiring full system reset. Also driven from carrier board to trigger full system reset (i.e. RESET_IN# SYS_RESET_IN_N SYS_RESET_IN_N SYS_RESET_IN_N SYS_RESET_IN_N SYS_RESET_IN_N SYS_RESET_IN_N SYS_RESET_IN_N SYS_RESET_IN_N SYS_RESET_IN_N SYSTEM Control System Control System Control Output CMOS – 1.8V CARRIER_PWR_ON Open Drain, 1.8V	A43	GND	-	GND	GND	-	GND
A45 PEXO_REFCLK- PEX_CLK1N PCle Reference Clock 0- Reset from PMIC (through diodes) to Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC). System Control Bidir CMOS – 1.8V Bidir CMOS – 1.8V System Reset driven from PMIC to carrier board for devices requiring full system reset. Also driven from carrier board to trigger full system reset (i.e. RESET_IN# CARRIER_PWR_ON Carrier Power On System Control Output CMOS – 1.8V Deen Drain, 1.8V Open Drain, 1.8V	A44	PEX0_REFCLK+	PEX_CLK1P	PCIe Reference Clock 0+	PCle	Output	DCIO DHV
A46 RESET_OUT# - Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC). System Reset driven from PMIC to carrier board for devices requiring full system reset. Also driven from carrier board to trigger full system reset (i.e. RESET_button). A48 CARRIER_PWR_ON - Carrier Power On System Control Bidir CMOS – 1.8V Bidir Open Drain, 1.8V Open Drain, 1.8V	A45	PEXO_REFCLK-	PEX_CLK1N	PCIe Reference Clock 0-	PCle	Output	rue rni
A47 RESET_IN# SYS_RESET_IN_N System reset. Also driven from carrier board to trigger full system reset (i.e. RESET_button). A48 CARRIER_PWR_ON - Carrier Power On System Control Output CMOS, 3.3V	A46	RESET_OUT#	-	Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra &	System Control	Bidir	CMOS – 1.8V
	A47	RESET_IN#	SYS_RESET_IN_N	carrier board for devices requiring full system reset. Also driven from carrier board to trigger full system reset (i.e. RESET button).	System Control	Bidir	Open Drain, 1.8V
A49 CHARGER_PRSNT# - PMIC AC OK System Input Open Drain, 1.8V	A48	CARRIER_PWR_ON	_	Carrier Power On	System Control	Output	CMOS, 3.3V
	A49	CHARGER_PRSNT#	-	PMIC AC OK	System	Input	Open Drain, 1.8V



C1

C2

C3

C4 C5

C6

C7

C8

C9

VDD_IN

VDD IN

GND

GND

RSVD

RSVD

RSVD

I2C_CAM_CLK

BATLOW#

Usage on Jetson TX1 Jetson TX1 Pin Name Tegra X1 Signal Usage/Description Direction Pin Type **Carrier Board** A50 VDD_RTC VDD_RTC Tegra Real Time Clock block power System Control Bidir Power In/Power Out В1 VDD IN Main DC input 5.5V-19.6V Main VDD Input Input B2 VDD_IN Main VDD Input Main DC input 5.5V-19.6V Input вз GND GND GND В4 GND GND GND GND B5 RSVD Not used I2C PM DAT GEN3 I2C SDA PM I2C Bus Data I2C Bidir Open Drain - 1.8V **B6** В7 CARRIER_STBY# SOC_PWR_REQ **SOC Power Request** CMOS - 1.8V System Control Output VIN_PWR_BAD# Open Drain - 5V В8 Input Power Bad System Control Input В9 GPIO17/MDM2AP_READY GPIO_PK4 Modem to AP (Tegra) Ready Modem Input CMOS - 1.8V GPIO18/MODEM_COLDBOOT GPIO_PK6 B10 Modem Cold Boot Modem Input CMOS - 1.8V JTAG Test Clock JTAG CMOS - 1.8V R11 JTAG TCLK JTAG TCK Input B12 JTAG_TDI JTAG TDI JTAG Test Data In JTAG CMOS – 1.8V Input JTAG_TRST_N JTAG_GP0 CMOS - 1.8V B13 JTAG Test Reset JTAG Input B14 GND GND GND GND UART2_RX UART2_RX UART 2 Receive ВТ CMOS - 1.8V B15 Input UART2 TX UART2 TX **UART 2 Transmit** ВT CMOS - 1 8V B16 Output B17 FAN TACH GPIO PK7 Fan Tach Fan Control CMOS - 1.8V Input B18 **RSVD** Not used B19 GPIO11/AP_WAKE_BT AP_WAKE_NFC LCD Enable Display (Control) Output CMOS - 1.8V B20 GPIO10/WIFI_WAKE_AP NFC_INT Wi-Fi 2 Wake AP (Tegra) 2nd Wi-Fi/BT Input CMOS - 1.8V GPIO12/BT_EN GPS_EN BT 2 Enable Output CMOS - 1.8V R21 ВT B22 GPIO13/BT WAKE AP GPIO PH6 BT 2 Wake AP (Tegra) ВТ Input CMOS - 1.8V B23 GPIO7/TOUCH_RST TOUCH_RST **Touch Reset** Touch Output CMOS - 1.8V B24 TOUCH CLK TOUCH CLK **Touch Clock** Touch Output CMOS - 1.8V B25 GPIO6/TOUCH_INT TOUCH INT Touch Interrupt Touch Input CMOS - 1.8V CMOS - 1.8V LCD VDD EN LCD RST Display (Control) **B26** Display Reset Output LCD0 BKLT PWM LCD BL PWM CMOS - 1.8V B27 Display Backlight PWM Display (Backlight) Output B28 LCD_BKLT_EN LCD_BL_EN Display Backlight Enable Display (Backlight) Output CMOS - 1.8V B29 SDIO CMD SDMMC3 CMD SDIO Command SDIO CMOS - 1.8V Bidir B30 SDIO_CLK SDMMC3_CLK SDIO Clock **SDIO** Output CMOS - 1.8V GND GND B31 GND GND SDIO_D0 B32 SDMMC3 DATO SDIO Data 0 SDIO Bidir CMOS - 1.8V B33 HDMI_CEC HDMI_CEC **HDMI CEC** Display (DP/HDMI) Bidir Open Drain, 1.8V DPO AUX CH-DP AUX CHO N AC-Coupled on Carrier B34 Display Port 0 Auxiliary Channel-Display (eDP/DP) Bidir Board (eDP/DP) or Open-DP0_AUX_CH+ DP_AUX_CH0_P Drain, 1.8V (3.3V tolerant -R35 Display Port 0 Auxiliary Channel+ Display (eDP/DP) Ridir I2C) B36 DPO HPD DP_HPD0 Display Port 0 Hot Plug Detect Display (eDP/DP) Input CMOS - 1.8V B37 USB0_VBUS_DET GPIO_PZ0 USB0 VBUS USB VBUS Supply en. USB VBUS, 5V Input B38 **GND** GND **GND GND** USB0 D+ USBO DP Micro USB Data+ USB 2.0 Micro AB Bidir B39 USB PHY B40 USB0 D-USBO DN Micro USB Data-USB 2.0 Micro AB Bidir GND B41 GND GND GND B42 USB2 D+ USB3 DP USB 2.0, Port 2 Data+ 2nd Wi-Fi/BT, Modem Bidir USB PHY B43 USB3 DN USB 2.0. Port 2 Data+ 2nd Wi-Fi/BT. Modem Bidir USB2 D-GND GND GND GND B44 B45 PEX1 REFCLK+ PEX CLK2P PCIe Reference Clock 1+ PCIe Output PCIe PHY B46 PEX1_REFCLK-PEX_CLK2N PCIe Reference Clock 1-PCIe Output B47 GND GND GND B48 **RSVD** Not used RSVD B49 Not used POWER BTN# BUTTON PWR ON System Control Open Drain, 5.0V B50 Power on Input

CAM_I2C_SCL

LCD GPIO1

Main VDD Input

Main VDD Input

Camera I2C Clock

GPIO - Low Battery

GND

GND

Not used

Not used

Not used

Main DC input

GND

GND

Camera

System

Main VDD Input

5.5V-19.6V

5.5V-19.6V

GND

GND

Open Drain - 1.8V

CMOS - 1.8V

Input

Input

Bidir

Input



NVIDIA

Part Part							
C17 SVVP	Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description		Direction	Pin Type
1.00	C10	RSVD	-	Not used	-	-	-
CF CF CF CF CF CF CF CF	C11	RSVD	-	Not used	-	-	-
1987 1987	C12	RSVD	-	Not used	-	-	-
SSS_SON	C13	RSVD	_		-	_	-
SSS CLK			GPIO PK1		Audio	Input	CMOS – 1.8V
Colin		_	_				
SVD		_	_				
SSVD		_	_		-	Gutput	
SSVD			_		_		_
Description			_		_		_
CAP			_		_		_
CSS_DD_C							CND
CSS DO							GND
CAM		-					MIPI D-PHY
CSS D. D. CSJ D. D. Camera, CSJ Dota Camera Input CSS D. D. CSS D.		_	CSI_F_D0_P				2112
CSS DO			-				GND
C33		-		·			MIPI D-PHY
CSSI_DO-		_	CSI_D_D0_P			Input	
CSI DOP	C27		-	GND	GND	-	GND
C31	C28	CSI1_D0-	CSI_B_D0_N	Camera, CSI 1 Data 0-	Camera	Input	MIDI D-DHV
1033 DN-	C29	CSI1_D0+	CSI_B_D0_P	Camera, CSI 1 Data 0+	Camera	Input	14111121111
D33_D0- D51_B_D2_N	C30	GND	-	GND	GND	-	GND
Display, DSI 3 Date 2- Display, DSI 3 Date 2- Display, DSI 3 Date 2- Display, DSI 3 Date 3- SND	C31	DSI3_D0+	DSI_B_D2_P	Display, DSI 3 Data 2+	Display (DSI)	Output	MIDLD DUV
DSIL_DO+	C32	DSI3_D0-	DSI_B_D2_N	Display, DSI 3 Data 2-	Display (DSI)	Output	MIPI D-PHY
DSI_DO	C33	GND	-	GND	GND	-	GND
DSI_DO	C34	DSI1 D0+	DSI A D2 P	Display, DSI 1 Data 2+	Display (DSI)	Output	
GND	C35	DSI1 D0-	DSI A D2 N			Output	MIPI D-PHY
C37 DP1_TX1-				, , , , , , , , , , , , , , , , , , ,		·	GND
C38 DP1_TX1+							
C39 GND		_					· ·
C40		_					
C41 PEX2_TX- PEX_TX2N PCIE Lane 2 Transmit - PCIE Output Carrier board C42 GND - GND GND - GND C43 USB_SSO_TX+ PEX_TX5P USB_3.0 #0 Transmit* (PCIe Lane 5) USB_3.0 Output USB_SSP_HY, AC-Coupled on carrier board C45 GND - GND GND - GND C46 RSVD - Not used - - - C47 PEXCLKREQ# PEX_LI_CLKREQ_N PCIE 1 Clock Request PCIE Bidir C48 PEXO_CLKREQ# PEX_LO_RST_N PCIE 0 Clock Request PCIE Bidir C49 PEXCLKREQ# PEX_LO_RST_N PCIE Reset 0 PCIE Output C49 PEXCLKREQ# PEX_LO_RST_N PCIE Reset 0 PCIE Output C50 RSVD - Not used - - - D2 RSVD - Not used - - - D5 RSVD<							
C42 GND — GND — GND C43 USB_SSO_TX+ PEX_TXSP USB_3.0 #0 Transmit+ (PCle Lane 5) USB_3.0 Output USB_SSO_TX- DEX_TXSP USB_3.0 #0 Transmit+ (PCle Lane 5) USB_3.0 Output USB_SSO_TX- DEX_TXSP USB_3.0 #0 Transmit+ (PCle Lane 5) USB_3.0 Output Carrier board C45 GND — DC CREATE CLURE CLUE CLUE CLURE CLURE CLUE CLUE CLUE CLUE CLUE CLUE CLUE		_	_				
C43 USB_SSO_TX+ PEX_TXSP USB 3.0 #0 Transmit+ (PCIe Lane 5) USB 3.0 Output USB SSO_TX- PEX_TXSN USB 3.0 #0 Transmit- (PCIe Lane 5) USB 3.0 Output CASS SSO_TX- PEX_TXSN USB 3.0 #0 Transmit- (PCIe Lane 5) USB 3.0 Output CASS SSO_TX- PEX_EXTSN USB 3.0 #0 Transmit- (PCIe Lane 5) USB 3.0 Output CASS SSO_TX- PEX_EXTSN USB 3.0 #0 Transmit- (PCIe Lane 5) USB 3.0 Output CASS SSO_TX- PEX_EXTSN USB 3.0 #0 Transmit- (PCIe Lane 5) USB 3.0 Output CASS SSO_TX- PEX_EXTSN USB 3.0 #0 Transmit- (PCIe Lane 5) USB 3.0 Output CASS SSO_TX- PEX_EXTSN USB 3.0 #0 Transmit- (PCIe Lane 5) USB 3.0 Output CASS SSO_TASSO_TASSO_TRANSMITH OUTPUT CASS SSO_TASSO_TRANSMITH PEX_EXTSN_		_	_				
C44 USB_SSO_TX- PEX_TXSN USB 3.0 #0 Transmit- (PCIe Lane 5) USB 3.0 Output carrier board C45 SND — GND — GND — GND C46 RSVD — Not used — — — — — GND C47 PEXI_CLKREQ# PEX_L1_CLKREQ_N PCIE 1 Clock Request PCIE Bidir Open Drain 3.3V, Pull-up on Jetson TX1 C48 PEXO_RST# PEX_L0_RST_N PCIE Reset 0 PCIE Output Open Drain 3.3V, Pull-up on Jetson TX1 C50 RSVD — Not used — <							
C45 GND			-				· ·
C46 RSVD — Not used — Open Drain 3.3V, Pull-up on Jetson TX1 PECE CLKREQ# PEX_LO_CLKREQ_N PCIE o Clock Request PCIE Bidir Open Drain 3.3V, Pull-up on Jetson TX1 PEX_LO_STST# PEX_LO_STS_N PCIE o Clock Request PCIE Dout Jetson TX1 Descon TX1 PCIE on StSVD — Not used —			_	· · ·			
PEX1_CLKREQ# PEX_L1_CLKREQ_N PCIE 1 Clock Request PCIE Bidir					GND		GND
PEXD_CLKREQ# PEX_LO_CLKREQ_N PCIE O Clock Request PCIE Bidir Open Drain 3.3V, Pull-up on Jetson TX1					-		-
C48				'			Open Drain 3.3V. Pull-up on
C50		-		'			
D1 RSVD - Not used - - - - D2 RSVD - Not used - - - - D4 RSVD - Not used - - - - D5 RSVD - Not used - - - - - D6 I2C_CAM_DAT CAM_I2C_SDA Camera I2C Data Camera Bidir Open Drain - 1.8V D7 GPIO5/CAM_FLASH_EN CAM_FLASH_EN Camera Flash Enable Cameras Output CMOS - 1.8V D8 RSVD - Not used - - - - D9 UART1_TX UART3_TX UART1 fraceive Serial Port Output CMOS - 1.8V D10 UART3_RX UART3_RX UART1 fraceive Serial Port Input CMOS - 1.8V D11 RSVD - Not used - - - D12 RSVD - Not used	C49	PEXO_RST#	PEX_LO_RST_N	PCIe Reset 0	PCIe	Output	
D2	C50	RSVD	-	Not used	-	-	-
D3 RSVD - Not used - <t< td=""><td>D1</td><td>RSVD</td><td>-</td><td>Not used</td><td>-</td><td>-</td><td>-</td></t<>	D1	RSVD	-	Not used	-	-	-
D4 RSVD - Not used - <t< td=""><td>D2</td><td>RSVD</td><td>-</td><td>Not used</td><td>-</td><td>-</td><td>-</td></t<>	D2	RSVD	-	Not used	-	-	-
D5	D3	RSVD	-	Not used	-	-	-
D6 I2C_CAM_DAT CAM_I2C_SDA Camera I2C Data Camera Bidir Open Drain – 1.8V D7 GPIO5/CAM_FLASH_EN CAM_FLASH_EN Camera Flash Enable Cameras Output CMOS – 1.8V D8 RSVD - Not used - - - D9 UART1_TX UART3_TX UART 1 Transmit Serial Port Output CMOS – 1.8V D10 UART1_RX UART3_RX UART 1 Receive Serial Port Input CMOS – 1.8V D11 RSVD - Not used - - - D11 RSVD - Not used - - - D12 RSVD - Not used - - - - D13 I2S1_LRCLK GPIO_PKO I2S Audio Port 1 Left/Right Clock Audio Bidir CMOS – 1.8V D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS – 1.8V D15 I2C_GPO_DAT GEN1_I2C_SDA	D4	RSVD	-	Not used	-	-	-
D7 GPIO5/CAM_FLASH_EN CAM FLASH_EN Camera Flash Enable Cameras Output CMOS – 1.8V D8 RSVD - Not used - - - D9 UART1_TX UART3_TX UART 1 Transmit Serial Port Output CMOS – 1.8V D10 UART1_RX UART3_RX UART 1 Receive Serial Port Input CMOS – 1.8V D11 RSVD - Not used - - - D12 RSVD - Not used - - - D13 I2S1_LRCLK GPIO_PK0 I2S Audio Port 1 Left/Right Clock Audio Bidir CMOS – 1.8V D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS – 1.8V D15 I2C_GPO_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain – 1.8V D16 RSVD - Not used - - - - D17 RSVD -	D5	RSVD	-	Not used	-	-	-
D7 GPIO5/CAM_FLASH_EN CAM FLASH_EN Camera Flash Enable Cameras Output CMOS – 1.8V D8 RSVD - Not used - - - D9 UART1_TX UART3_TX UART 1 Transmit Serial Port Output CMOS – 1.8V D10 UART1_RX UART3_RX UART 1 Receive Serial Port Input CMOS – 1.8V D11 RSVD - Not used - - - D12 RSVD - Not used - - - D13 I2S1_LRCLK GPIO_PK0 I2S Audio Port 1 Left/Right Clock Audio Bidir CMOS – 1.8V D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS – 1.8V D15 I2C_GPO_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain – 1.8V D16 RSVD - Not used - - - - D17 RSVD -	D6	I2C_CAM_DAT	CAM_I2C_SDA	Camera I2C Data	Camera	Bidir	Open Drain – 1.8V
D9 UART1_TX UART3_TX UART 1 Transmit Serial Port Output CMOS - 1.8V D10 UART1_RX UART3_RX UART 1 Receive Serial Port Input CMOS - 1.8V D11 RSVD - Not used - - - D12 RSVD - Not used - - - D13 I2S1_LRCLK GPIO_PK0 I2S Audio Port 1 Left/Right Clock Audio Bidir CMOS - 1.8V D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS - 1.8V D15 I2C_GPO_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain - 1.8V D16 RSVD - Not used - - - D17 RSVD - Not used - - - D18 RSVD - Not used - - - - D19 RSVD - Not used - - <td>D7</td> <td>GPIO5/CAM FLASH EN</td> <td></td> <td>Camera Flash Enable</td> <td>Cameras</td> <td>Output</td> <td>CMOS – 1.8V</td>	D7	GPIO5/CAM FLASH EN		Camera Flash Enable	Cameras	Output	CMOS – 1.8V
D9 UART1_TX UART3_TX UART 1 Transmit Serial Port Output CMOS - 1.8V D10 UART1_RX UART3_RX UART 1 Receive Serial Port Input CMOS - 1.8V D11 RSVD - Not used - - - D12 RSVD - Not used - - - D13 I2S1_LRCLK GPIO_PK0 I2S Audio Port 1 Left/Right Clock Audio Bidir CMOS - 1.8V D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS - 1.8V D15 I2C_GPO_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain - 1.8V D16 RSVD - Not used - - - D17 RSVD - Not used - - - D18 RSVD - Not used - - - - D19 RSVD - Not used - - <td>D8</td> <td>RSVD</td> <td>-</td> <td>Not used</td> <td>-</td> <td>-</td> <td>-</td>	D8	RSVD	-	Not used	-	-	-
D10 UART1_RX UART3_RX UART 1 Receive Serial Port Input CMOS - 1.8V D11 RSVD - Not used - - - D12 RSVD - Not used - - - D13 I2S1_LRCLK GPIO_PK0 I2S Audio Port 1 Left/Right Clock Audio Bidir CMOS - 1.8V D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS - 1.8V D15 I2C_GPO_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain - 1.8V D16 RSVD - Not used - - - D17 RSVD - Not used - - - D18 RSVD - Not used - - - D19 RSVD - Not used - - - - D20 GND - GND - GND - GND			UART3 TX		Serial Port	Output	CMOS – 1.8V
D11 RSVD - Not used - - D12 RSVD - Not used - - D13 I2S1_LRCLK GPIO_PK0 I2S Audio Port 1 Left/Right Clock Audio Bidir CMOS - 1.8V D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS - 1.8V D15 I2C_GPO_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain - 1.8V D16 RSVD - Not used - - - D17 RSVD - Not used - - - D18 RSVD - Not used - - - D19 RSVD - Not used - - - - D20 GND - GND - GND - GND			_				
D12 RSVD - Not used - - D13 I2S1_LRCLK GPIO_PK0 I2S Audio Port 1 Left/Right Clock Audio Bidir CMOS - 1.8V D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS - 1.8V D15 I2C_GPO_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain - 1.8V D16 RSVD - Not used - - - D17 RSVD - Not used - - - D18 RSVD - Not used - - - D19 RSVD - Not used - - - - D20 GND - GND - GND - GND					-	input	
D13 I2S1_LRCLK GPIO_PK0 I2S Audio Port 1 Left/Right Clock Audio Bidir CMOS – 1.8V D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS – 1.8V D15 I2C_GPO_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain – 1.8V D16 RSVD - Not used - - - D17 RSVD - Not used - - - D18 RSVD - Not used - - - D19 RSVD - Not used - - - D20 GND - GND - GND							
D14 I2S1_SDOUT GPIO_PK2 I2S Audio Port 1 Data Out Audio Bidir CMOS – 1.8V D15 I2C_GP0_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain – 1.8V D16 RSVD - Not used - - - D17 RSVD - Not used - - - D18 RSVD - Not used - - - D19 RSVD - Not used - - - D20 GND - GND - GND					Audio	D: -!:-	
D15 I2C_GP0_DAT GEN1_I2C_SDA General I2C Bus #0 Data I2C (General) Bidir Open Drain – 1.8V D16 RSVD - Not used - - - D17 RSVD - Not used - - - D18 RSVD - Not used - - - D19 RSVD - Not used - - - D20 GND - GND - GND		_	_				
D16 RSVD - Not used - - - D17 RSVD - Not used - - - D18 RSVD - Not used - - - D19 RSVD - Not used - - - D20 GND - GND - GND		_					
D17 RSVD - Not used - - - D18 RSVD - Not used - - - D19 RSVD - Not used - - - D20 GND - GND - GND							
D18 RSVD - Not used - - - D19 RSVD - Not used - - - D20 GND - GND - GND							
D19 RSVD - Not used - - - D20 GND - GND - GND			-		-	-	-
D20 GND - GND - GND	D18		-		-	-	-
	D19	RSVD	-		-	-	-
D21 CSI5_CLK- CSI_F_CLK_N Camera, CSI 5 Clock- Camera Input MIPI D-PHY	D20	GND	-	GND	GND	-	GND
	D21	CSI5_CLK-	CSI_F_CLK_N	Camera, CSI 5 Clock-	Camera	Input	MIPI D-PHY



DVIDIA

Pin#	Jetson TX1 Pin Name Tegra X1 Signal Usage/Description Usage on Jetson TX1		Direction	Pin Type		
				Carrier Board		
D22 D23	CSI5_CLK+ GND	CSI_F_CLK_P	Camera, CSI 5 Clock+ GND	Camera GND	Input –	GND
D24	CSI3 CLK-	CSI D CLK N	Camera, CSI 3 Clock-	Camera	Input	GND
D25	CSI3_CLK+	CSI D CLK P	Camera, CSI 3 Clock+	Camera	Input	MIPI D-PHY
D26	GND	-	GND	GND	-	GND
D27	CSI1_CLK-	CSI_B_CLK_N	Camera, CSI 1 Clock-	Camera	Input	
D28	CSI1_CLK+	CSI_B_CLK_P	Camera, CSI 1 Clock+	Camera	Input	MIPI D-PHY
D29	GND	-	GND	GND	-	GND
D30	RSVD	-	Not used	-	-	-
D31	RSVD	-	Not used	-	-	-
D32	GND	-	GND	GND	-	GND
D33	RSVD	-	Not used	-	-	-
D34	RSVD	-	Not used	- CNID	-	- CND
D35	GND DP1 TX2-	HDMI DP TXDN2	GND DisplayPort 1 Lane 2- / HDMI Lane 0-	GND Display (DD/HDMI)	- Output	GND
D36	DP1_1X2+	HDMI_DP_TXDN2	DisplayPort 1 Lane 2+ / HDMI Lane 0+	Display (DP/HDMI) Display (DP/HDMI)	Output Output	AC-Coupled on carrier board
D37	GND	HDIVII_DP_TXDP2	GND	GND	-	GND
D39	PEX RFU TX+	PEX TX1P	PCIe Lane RFU Transmit+	PCle	Output	PCIe PHY, AC-Coupled on
D40	PEX RFU TX-	PEX TX1N	PCIe Lane RFU Transmit-	PCle	Output	carrier board
D41	GND	-	GND	GND	-	GND
D42	USB SS1 TX+	PEX TX3P	USB 3.0 #2 or PCIe #0 1 Transmit+	PCIe / USB 3.0	Output	USB SS PHY, AC-Coupled on
D43	USB_SS1_TX-	PEX_TX3N	USB 3.0 #2 or PCIe #0_1 Transmit-	PCIe / USB 3.0	Output	carrier board
D44	GND	-	GND	GND	_	GND
D45	SATA_TX+	SATA_LO_TXP	SATA or USB 3.0 #3 Transmit+	SATA	Output	SATA PHY, AC-Coupled on
D46	SATA_TX-	SATA_LO_TXN	SATA or USB 3.0 #3 Transmit-	SATA	Output	carrier board
D47	RSVD	-	Not used	-	-	-
D48	PEX_WAKE*	PEX_WAKE_N	PCIe Wake	PCle	Input	Open Drain 3.3V, Pull-up on Jetson TX1
D49	RSVD	-	Not used	-	-	-
D50	RSVD	-	Not used	-	-	-
E1	FORCE_RECOV#	BUTTON_VOL_UP	Force Recovery strap pin	System Control	Input	CMOS – 1.8V
E2	SLEEP*	BUTTON_SLIDE_SW	Sleep input	Sleep (VOL DOWN) button	Input	Open Drain, 1.8V
E3	SPIO_CLK	SPI4_SCK	SPI 0 Clock	Not used	Bidir	CMOS – 1.8V
E4	SPI0_MISO	SPI4_MISO	SPI 0 MISO	Not used	Bidir	CMOS – 1.8V
E5	I2S3_SDIN	DAP4_DIN	I2S Audio Port 3 Data In	Audio	Input	CMOS – 1.8V
E6	I2S3_CLK	DAP4_SCLK	I2S Audio Port 3 Clock	Audio	Bidir	CMOS – 1.8V
E7	RSVD RSVD	-	Not used	-	-	-
E8 E9	UART1 RTS#		Not used UART 1 Request to Send	Serial Port	Output	- CMOS – 1.8V
E10	UART1_RTS#	UART3_RTS UART3_CTS	UART 1 Clear to Send	Serial Port	Input	CMOS – 1.8V
E11	RSVD		Not used	-		-
E12	RSVD	_	Not used	-	-	_
E13	SPI1 CS1#	SPI1 CS1	SPI 1 Chip Select 1	Audio Expansion	Bidir	CMOS – 1.8V
E14	SPI1_CSO#	SPI1_CS0	SPI 1 Chip Select 0	Audio (Control)	Bidir	CMOS – 1.8V
E15	I2C_GPO_CLK	GEN1_I2C_SCL	General I2C Bus #0 Clock	I2C (General)	Bidir	Open Drain – 1.8V
E16	RSVD	-	Not used	-	-	-
E17	RSVD	-	Not used	-	-	-
E18	RSVD	-	Not used	-	-	-
E19	GND	-	GND	GND	-	GND
E20	CSI5_D1-	CSI_F_D1_N	Camera, CSI 5 Data 1-	Camera	Input	MIPI D-PHY
E21	CSI5_D1+	CSI_F_D1_P	Camera, CSI 5 Data 1+	Camera	Input	
E22	GND	-	GND	GND	-	GND
E23	CSI3_D1-	CSI_D_D1_N	Camera, CSI 3 Data 1-	Camera	Input	MIPI D-PHY
E24	CSI3_D1+	CSI_D_D1_P	Camera, CSI 3 Data 1+	Camera	Input	CNID
E25	GND CSI4 D4	CCL D. D1 Al	GND	GND	- Innut	GND
E26	CSI1_D1-	CSL B_D1_N	Camera, CSI 1 Data 1-	Camera	Input	MIPI D-PHY
E27	CSI1_D1+ GND	CSI_B_D1_P	Camera, CSI 1 Data 1+ GND	Camera GND	Input -	GND
E29	DSI3 D1+	DSI_B_D3_P	Display, DSI 3 Data 3+	Display (DSI)	Output	GND
E30	DSI3_D1+	DSI_B_D3_N	Display, DSI 3 Data 3-	Display (DSI)	Output	MIPI D-PHY
E31	GND	-	GND	GND	-	GND
E32	DSI1_D1+	DSI_A_D3_P	Display, DSI 1 Data 3+	Display (DSI)	Output	MIPI D-PHY
			<u>, , , , , , , , , , , , , , , , , , , </u>			



NVIDIA

				Usago on lotson TV1		
Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
E33	DSI1_D1-	DSI_A_D3_N	Display, DSI 1 Data 3-	Display (DSI)	Output	
E34	GND	-	GND	GND	_	GND
E35	DP1_TX3-	HDMI DP TXDN3	DisplayPort 1 Lane 3- / HDMI Clk Lane-	Display (DP/HDMI)	Output	AC-Coupled on carrier
E36	DP1 TX3+	HDMI DP TXDP3	DisplayPort 1 Lane 3+ / HDMI Clk Lane+	Display (DP/HDMI)	Output	board
E37	GND	-	GND	GND	-	GND
E38	DP1_TX0-	HDMI DP TXDN0	DisplayPort 1 Lane 0- / HDMI Lane 2-	Display (DP/HDMI)	Output	AC-Coupled on carrier
E39	DP1 TX0+	HDMI DP TXDP0	DisplayPort 1 Lane 0+ / HDMI Lane 2+	Display (DP/HDMI)	Output	board
E40	GND	TIDIVII_DF_TXDF0	GND	GND	Output	GND
E41	PEX1 TX+	DEV TVOD	PCIe Lane 1 or USB 3.0 #2 Transmit+	PCIe	Output	
	_	PEX_TXOP			Output	PCIe PHY, AC-Coupled on carrier board
E42	PEX1_TX-	PEX_TXON	PCIe Lane 1 or USB 3.0 #2 Transmit -	PCIe	Output	
E43	GND	-	GND	GND	-	GND
E44	PEXO_TX+	PEX_TX4P	PCIe Lane 0 Transmit+	PCle	Output	PCIe PHY, AC-Coupled on
E45	PEXO_TX-	PEX_TX4N	PCIe Lane 0 Transmit-	PCle	Output	carrier board
E46	GND	-	GND	GND	-	GND
E47	GBE_LINK_ACT#	-	GbE RJ45 connector Link ACT LED0	LAN	Output	CMOS – 3.3V tolerant
E48	GBE_MDI0+	-	GbE Transformer Data 0+	LAN	Bidir	MDI
E49	GBE_MDI0-	-	GbE Transformer Data 0-	LAN	Bidir	WIDI
E50	PEX1_RST#	PEX_L1_RST_N	PCle 1 Reset	2nd Wi-Fi/BT, Modem	Output	Open Drain 3.3V, Pull-up on Jetson TX1
F1	AUDIO MCLK	AUD MCLK	Audio Codec Master Clock	Audio	Output	CMOS – 1.8V
F2	GPIO19/AUD RST	GPIO X1 AUD	Audio Codec Reset	Audio	Output	CMOS – 1.8V
F3	SPIO CSO#	SPI4 CS0	SPI 0 Chip Select 0	Not used	Bidir	CMOS – 1.8V
F4	SPIO MOSI	SPI4 MOSI	SPI 0 MOSI	Not used	Bidir	CMOS - 1.8V
F5	I2S3 LRCLK	DAP4_FS	I2S Audio Port 3 Left/Right Clock	Audio	Bidir	CMOS - 1.8V
F6	I2S3 SDOUT	DAP4 DOUT	I2S Audio Port 3 Data Out	Audio	Bidir	CMOS - 1.8V
F7	_	-				
	GPIO1/CAM1_PWR#	CAM2_PWDN	Camera 1 Power Down	Camera	Output	CMOS - 1.8V
F8	CAM1_MCLK	CAM2_MCLK	Camera 1 Reference Clock	Camera	Output	CMOS - 1.8V
F9	CAM0_MCLK	CAM1_MCLK	Camera 0 Reference Clock	Camera	Output	CMOS – 1.8V
F10	GND	-	GND	GND	-	GND
F11	RSVD	-	Not used	-	-	-
F12	RSVD	-	Not used	-	-	-
F13	SPI1_MOSI	SPI1_MOSI	SPI 1 MOSI	Audio (Control)	Bidir	CMOS – 1.8V
F14	SPI1_MISO	SPI1_MISO	SPI 1 MISO	Audio (Control)	Bidir	CMOS – 1.8V
F15	GND	-	GND	GND	-	GND
F16	SPI2_CS1#	SPI2_CS1	SPI 2 Chip Select 1	Display/Touch	Bidir	CMOS – 1.8V
F17	SDCARD_CD#	GPIO_PZ1	SD Card Card Detect	SD Card	Input	CMOS – 1.8V
F18	SDCARD_D3	SDMMC1_DAT3	SD Card Data 3	SD Card	Bidir	CMOS – 3.3/1.8V
F19	SDCARD_D2	SDMMC1_DAT2	SD Card Data 2	SD Card	Bidir	CMOS - 3.3/1.8V
F20	SDCARD WP	GPIO PZ4	SD Card Write Protect	SD Card	Input	CMOS – 1.8V
F21	GND	-	GND	GND	_	GND
F22	CSI4 D0-	CSI_E_D0_N	Camera, CSI 4 Clock-	Camera	Input	
F23	CSI4 D0+	CSI E DO P	Camera, CSI 4 Clock+	Camera	Input	MIPI D-PHY
	GND	-	GND	GND	-	GND
F25	CSI2 D0-	CSI_C_D0_N	Camera, CSI 2 Data 0-	Camera	Input	GIVD
	CSI2_D0- CSI2_D0+	CSI_C_DU_N	·	Cameras		MIPI D-PHY
F26	_	C31_C_D0_P	CAID		Input	CND
F27	GND	- CCI A DO N	GND	GND	- Innut	GND
F28	CSIO_DO-	CSI_A_DO_N	Camera, CSI 0 Data 0-	Camera	Input	MIPI D-PHY
F29	CSI0_D0+	CSI_A_D0_P	Camera, CSI 0 Data 0+	Camera	Input	
F30	GND	-	GND	GND	-	GND
F31	DSI2_D0+	DSI_B_D0_P	Display, DSI 2 Data 0+	Display (DSI)	Output	MIPI D-PHY
F32	DSI2_D0-	DSI_B_D0_N	Display, DSI 2 Data 0-	Display (DSI)	Output	5 1111
F33	GND	-	GND	GND	-	GND
F34	DSI0_D0+	DSI_A_D0_P	Display, DSI 0 Data 0+	Display (DSI)	Output	MIDLD DUW
F35	DSI0_D0-	DSI_A_D0_N	Display, DSI 0 Data 0-	Display (DSI)	Output	MIPI D-PHY
F36	GND	-	GND	GND	-	GND
F37	DPO TX1-	EDP_TXD1_N	Display Port 0 Data Lane 1-	Display (eDP/DP)	Output	AC-Coupled on carrier
F38	DPO TX1+	EDP TXD1 P	Display Port 0 Data Lane 1+	Display (eDP/DP)	Output	board
F39	GND		GND	GND	-	GND
F40	PEX2 RX+	PEX RX2P	PCIe Lane 2 Receive+	PCIe		
	_	_			Input	PCIe PHY, AC-Coupled on carrier board
F41	PEX2_RX-	PEX_RX2N	PCIe Lane 2 Receive-	PCIe	Input	
F42	GND	DEV DVED	GND	GND	-	GND
F43	USB_SSO_RX+	PEX_RX5P	USB 3.0 #0 Receive + (PCIe Lane 5)	USB 3.0	Input	USB SS PHY, AC-Coupled



NVIDIA

		1				
Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
F44	USB_SSO_RX-	PEX_RX5N	USB 3.0 #0 Receive - (PCIe Lane 5)	USB 3.0	Input	(off Jetson TX1)
F45	GND	-	GND	GND	_	GND
F46	GBE LINK1000#	_	GbE RJ45 connector Link 1000 LED2	LAN	Output	CMOS – 3.3V Tolerant
F47	GBE MDI1+	_	GbE Transformer Data 1+	LAN	Bidir	
F48	GBE MDI1-	_	GbE Transformer Data 1-	LAN	Bidir	MDI
F49	GND	_	GND	GND	-	GND
F50	GBE LINK100#	_	GbE RJ45 connector Link 100 LED1	LAN	Output	CMOS – 3.3V Tolerant
G1	I2SO SDIN	DAP1 DIN	12S Audio Port 0 Data In	Audio	Input	CMOS – 1.8V
G2	1250_5BNV	DAP1 SCLK	I2S Audio Port 0 Clock	Audio	Bidir	CMOS - 1.8V
G3	GND	DAI 1_3CER	GND	GND	Digii	GND
G4	RSVD	-	Not used	-	_	GND
G5	I2S2 CLK	DMIC2 DAT	I2S Audio Port 2 Clock			CMOC 1.9V
	_	DMIC2_DAT		Audio	Bidir	CMOS - 1.8V
G6	I2S2_SDIN	DMIC1_DAT	I2S Audio Port 2 Data In	Audio	Input	CMOS - 1.8V
G7	GPIO4/CAM_STROBE	CAM1_STROBE	Camera 1 Strobe	Camera	Output	CMOS - 1.8V
G8	GPIO0/CAM0_PWR#	CAM1_PWDN	Camera 1 Power Down	Camera	Output	CMOS – 1.8V
G9	UART3_CTS#	-	Not available	-	-	-
G10	UART3_RTS#	-	Not available	-	-	-
G11	UARTO_RTS#	UART1_RTS_N	UART 0 Return to Send	Debug	-	CMOS – 1.8V
G12	UARTO_RX	UART1_RX	UART 0 Receive	Debug	Input	CMOS – 1.8V
G13	SPI1_CLK	SPI1_SCK	SPI 1 Clock	Audio (Control)	Bidir	CMOS – 1.8V
G14	GPIO9/MOTION_INT	MOTION_INT	ICM20628 Gyro/Accel	Sensors	Input	CMOS – 1.8V
G15	SPI2_MOSI	SPI2_MOSI	SPI 2 MOSI	Display/Touch	Bidir	CMOS – 1.8V
G16	SPI2_CS0#	SPI2_CS0	SPI 2 Chip Select 0	Display/Touch	Bidir	CMOS – 1.8V
G17	GND	-	GND	GND	-	GND
G18	SDCARD_CLK	SDMMC1_CLK	SD Card Clock	SD Card	Output	CMOS - 3.3/1.8V
G19	SDCARD_CMD	SDMMC1_CMD	SD Card Command	SD Card	Bidir	CMOS - 3.3/1.8V
G20	GND	-	GND	GND	_	GND
G21	CSI4 CLK-	CSI E CLK N	Camera, CSI 4 Clock-	Cameras	Input	
G22	CSI4 CLK+	CSI E CLK P	Camera CSI 4 Clock+	Camera	Input	MIPI D-PHY
G23	GND	-	GND	GND	_	GND
G24	CSI2 CLK-	CSI C CLK N	Camera, CSI 2 Clock-	Camera	Input	
G25	CSI2 CLK+	CSI C CLK P	Camera, CSI 2 Clock+	Camera	Input	MIPI D-PHY
G26	GND	-	GND	GND	-	GND
G27	CSIO CLK-	CSI_A_CLK_N	Camera, CSI 0 Clock-	Cameras	Input	5 .12
G28	CSIO_CLK+	CSI_A_CLK_P	Camera, CSI 0 Clock+	Camera	Input	MIPI D-PHY
G29	GND GND	-	GND	GND	-	GND
G30	DSI2_CLK+	DSI B CLK P	Display DSI 2 Clock+	Display (DSI)	Output	GIAD
G31	DSI2_CLK+	DSI_B_CLK_N	Display DSI 2 Clock-	Display (DSI)	Output	MIPI D-PHY
G32	GND		GND	GND	-	GND
						GND
G33	DSIO_CLK+	DSI_A_CLK_P	Display, DSI 0 Clock+	Display (DSI)	Output	MIPI D-PHY
G34	DSIO_CLK-	DSI_A_CLK_N	Display, DSI 0 Clock-	Display (DSI)	Output	CND
G35	GND TV2	- 	GND	GND	-	GND
G36	DP0_TX2-	EDP_TXD2_N	Display Port 0 Data Lane 2-	Display (eDP/DP)	Output	AC-Coupled on carrier
G37	DP0_TX2+	EDP_TXD2_P	Display Port 0 Data Lane 2+	Display (eDP/DP)	Output	board
G38	GND	-	GND	GND	-	GND
G39	PEX_RFU_RX+	PEX_RX1P	PCIe Lane RFU Receive+	PCle	Input	PCIe PHY, AC-Coupled on
G40	PEX_RFU_RX-	PEX_RX1N	PCIe Lane RFU Receive+	PCle	Input	carrier board
G41	GND	-	GND	GND	-	GND
G42	USB_SS1_RX+	PEX_RX3P	USB 3.0 #1 or PCle Lane 3 Receive+	PCIe / USB 3.0	Input	USB SS PHY, AC-Coupled
G43	USB_SS1_RX-	PEX_RX3N	USB 3.0 #1 or PCle Lane 3 Receive-	PCIe / USB 3.0	Input	(off Jetson TX1)
G44	GND	-	GND	GND	-	GND
G45	SATA_RX+	SATA_LO_RXP	SATA or USB 3.0 #3 Receive+	SATA	Input	SATA PHY, AC-Coupled on
G46	SATA_RX-	SATA_LO_RXN	SATA or USB 3.0 #3 Receive-	SATA	Input	carrier board
G47	GND	-	GND	GND	-	GND
G48	GBE_MDI2+	-	GbE Transformer Data 2+	LAN	Bidir	MDI
G49	GBE_MDI2-	-	GbE Transformer Data 2-	LAN	Bidir	MDI
G50	GND	-	GND	GND	-	GND
H1	I2SO LRCLK	DAP1_FS	I2S Audio Port 0 Left/Right Clock	Audio	Bidir	CMOS – 1.8V
H2	I2SO SDOUT	DAP1 DOUT	12S Audio Port 0 Data Out	Audio	Bidir	CMOS – 1.8V
H3	GPIO20/AUD INT	GPIO PE6	Audio Codec Interrupt	Audio	Input	CMOS – 1.8V
H4	RSVD	-	Not used	-	-	
H5	12S2 LRCLK	DMIC1 CLK	I2S Audio Port 2 Left/Right Clock	Audio	Bidir	CMOS – 1.8V
113	1232_LINCLIN	DIMICT_CEY	123 Addio 1 of 2 Left/ Night Clock	, tauto	Diali	CIVIO3 - 1.6V



Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
Н6	I2S2_SDOUT	DMIC2_CLK	I2S Audio Port 2 Data Out	I2S Audio Port 2 Data Out Audio		CMOS – 1.8V
H7	GPIO3/CAM1_RST#	CAM_AF_EN	Camera Autofocus Enable	Camera	Output	CMOS – 1.8V
Н8	GPIO2/CAM0_RST#	CAM_RST	Camera Reset	Camera	Output	CMOS – 1.8V
Н9	UART3_RX	-	Not available	-	-	-
H10	UART3_TX	-	Not available	-	-	-
H11	UARTO_CTS#	UART1_CTS	UART 0 Clear to Send	Debug	Input	CMOS – 1.8V
H12	UARTO_TX	UART1_TX	UART 0 Transmit	Debug	Output	CMOS – 1.8V
H13	GPIO8/ALS_PROX_INT	ALS_PROX_INT	Proximity sensor Interrupt	Sensor	Input	CMOS – 1.8V
H14	SPI2_CLK	SPI2_SCK	SPI 2 Clock	Display/Touch	Bidir	CMOS – 1.8V
H15	SPI2_MISO	SPI2_MISO	SPI 2 MISO	Display/Touch	Bidir	CMOS – 1.8V
H16	SDCARD_PWR_EN	GPIO_PZ3	SD Card power switch Enable	SD Card	Output	CMOS – 1.8V
H17	SDCARD_D1	SDMMC1_DAT1	SD Card Data 1	SD Card	Bidir	CMOS - 3.3V/1.8V
H18	SDCARD_D0	SDMMC1_DAT0	SD Card Data 0	SD Card	Bidir	CMOS – 3.3V/1.8V
H19	GND	-	GND	GND	-	GND
H20	CSI4_D1-	CSI_E_D1_N	Camera, CSI 4 Data 1-	Camera	Input	MIPI D-PHY
H21	CSI4_D1+	CSI_E_D1_P	Camera, CSI 4 Data 1+	Camera	Input	WIIFI D-PHT
H22	GND	-	GND	GND	-	GND
H23	CSI2_D1-	CSI_C_D1_N	Camera, CSI 2 Data 1-	Camera	Input	MIPI D-PHY
H24	CSI2_D1+	CSI_C_D1_P	Camera, CSI 2 Data 1+	Cameras	Input	WIIFI D-PHT
H25	GND	-	GND	GND	-	GND
H26	CSIO_D1-	CSI_A_D1_N	Camera, CSI 0 Data 1-	Camera	Input	MIPI D-PHY
H27	CSIO_D1+	CSI_A_D1_P	Camera, CSI 0 Data 1+	Camera	Input	WIIFI D-PHT
H28	GND	-	GND	GND	-	GND
H29	DSI2_D1+	DSI_B_D1_P	Display, DSI 2 Data 1+	Display (DSI)	Output	MIDLD DUV
H30	DSI2_D1-	DSI_B_D1_N	Display, DSI 2 Data 1-	Display (DSI)	Output	MIPI D-PHY
H31	GND	-	GND	GND	-	GND
H32	DSI0_D1+	DSI_A_D1_P	Display, DSI 0 Data 1+	Display (DSI)	Output	MIPI D-PHY
H33	DSI0_D1-	DSI_A_D1_N	Display, DSI 0 Data 1-	Display (DSI)	Output	WIPI D-PHY
H34	GND	-	GND	GND	-	GND
H35	DP0_TX3-	EDP_TXD3_N	Display Port 0 Data Lane 3-	Display (eDP/DP)	Output	AC-Coupled on carrier
H36	DP0_TX3+	EDP_TXD3_P	Display Port 0 Data Lane 3+	Display (eDP/DP)	Output	board
H37	GND	-	GND	GND	-	GND
H38	DP0_TX0-	EDP_TXD0_N	Display Port 0 Data Lane 0-	Display (eDP/DP)	Output	AC-Coupled on carrier
H39	DP0_TX0+	EDP_TXD0_P	Display Port 0 Data Lane 0+	Display (eDP/DP)	Output	board
H40	GND	-	GND	GND	-	GND
H41	PEX1_RX+	PEX_RXOP	PCIe Lane 1 or USB 3.0 #2 Receive+	PCle	Input	PCIe PHY, AC-Coupled on
H42	PEX1_RX-	PEX_RX0N	PCIe Lane 1 or USB 3.0 #2 Receive-	PCle	Input	carrier board
H43	GND	-	GND	GND	-	GND
H44	PEXO_RX+	PEX_RX4P	PCIe Lane 0 Receive+	PCle	Input	PCIe PHY, AC-Coupled on
H45	PEXO_RX-	PEX_RX4N	PCIe Lane 0 Receive+	PCle	Input	carrier board
H46	GND	-	GND	GND	-	GND
H47	GBE_MDI3+	-	GbE Transformer Data 3+	LAN	Bidir	MDI
H48	GBE_MDI3-	-	GbE Transformer Data 3-	LAN	Bidir	MDI
H49	GND	-	GND	GND	-	GND
H50	RSVD	-	Not used	-	-	-

Legend	Ground	Power	May not be available on future modules	Reserved	Unassigned on Carrier

Notes: - The Usage/Description column uses the Jetson TX1 port/lane/interface references.

- In the Type/Dir column, Output is from Jetson TX1. Input is to Jetson TX1. Bidir is for Bidirectional signals.
- See Section 12.0 for details on the CMOS & Open-drain Pad Types

Notice

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. NVIDIA Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

Trademarks

NVIDIA, the NVIDIA logo and Tegra are trademarks or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2009–2010 NVIDIA Corporation. All rights reserved.

