

NVIDIA Jetson TX1 Developer Kit Carrier Board

Abstract

This document contains recommendations and guidelines for Engineers to follow to create modules for the expansion connectors on the Jetson TX1 carrier board as well as understand the capabilities of the other dedicated interface connectors and associated power solutions on the platform.

CAUTION:

- 1. ALWAYS CONNECT JETSON TX1 & ALL EXTERNAL PERIPHERAL DEVICES BEFORE CONNECTING THE POWER SUPPLY TO THE AC POWER JACK. Connecting a device while powered on may damage the Developer Kit carrier board, Jetson TX1 or peripheral device. In addition, the carrier board should be powered down and the power removed before plugging or unplugging devices or add-on modules into the headers. Wait for the red power LED to turn off, or wait for 5 minutes if your system does not have a power LED. This includes the Jetson TX1 module, the camera & display headers, the M.2 connector, the PCIe x4 connector, SATA & the other expansion headers.
- 2. The NVIDIA® Jetson TX1 developer board contains ESD-sensitive parts. Always use appropriate anti-static and grounding techniques when working with the system. Failure to do so can result in ESD discharge to sensitive pins, and irreparably damage your Jetson TX1 board. NVIDIA will not replace units that have been damaged due to ESD discharge.



Document Change History

Date	Description								
NOV, 2015	Release								
FEB, 2016	Section 1.3: Main Block Diagram								
	- Corrected Jetson TX1 UART going to Expansion Connector								
	Section 2.1: USB Ports								
	- Updated Figure to add 100ohm resistor between EN & OC on load switch for VBUS for Micro AB conn.								
	- Removed reference to note near AC caps on USB_SSO_TX.								
	Section 2.2: Gigabit Ethernet								
	- Corrected connections to from magnetics to RJ45 in figure & table for pins 4, 5 & 6								
	Section 2.3: SATA								
	- Updated figure – added power sequencing circuitry.								
	Section 2.4: SD Card								
	- Updated figure to change bypass on load switch input to 1uF & added ESD connection for SDMMC1_WP								
	Section 2.5: HDMI								
	- Updated figure								
	Removed EMI filtering from HDMI high-speed signals & DDC								
	Changed HPD EMI to inductor & caps & CEC EMI to inductor								
	Replaced FET block with FET symbol								
	o Separated ESD for high-speed signals from DDC/CEC/HPD								
	Section 2.6: M.2 Key E Expansion Slot								
	- Added connection figure								
	- Corrected signal swap on pins 21 & 23								
	- Added GPIO Expander reference to associated pins Added note that IOC interface may change in fitting rout to 1.8V level to most M.3 Key F rout 1.1 requirement								
	- Added note that I2C interface may change in future rev. to 1.8V level to meet M.2 Key E rev. 1.1 requirement								
	Section 2.7: PCIe x4 Connector								
	- Updated figure								
	o Corrected decoupling on VDD_3V3_SLP & VDD_12V_SLP rails								
	o Corrected Jetson TX1 PCIe REFCLK pins used								
	Section 3.2: Display Expansion Connector								
	- Updated PCB Trace Delay table:								
	o Added missing DSI3_D1+/-								
	Updated DSI allowed max trace delay								
	o Updated SPI max allowed trace delay & added note on 2-load SPI implementation								
	o Corrected carrier board delay for SPI2_SCK								
	o Rounded carrier board delays to nearest ps								
	Section 3.3: Camera Expansion Connector								
	- Updated PCB Trace Delay table:								
	o Updated CSI allowed max trace delay								
	 Updated SPI max allowed trace delay & added note on 2-load SPI implementation 								
	o Corrected carrier board delay for SPI2_SCK								
	Section 3.4: Expansion Header								
	- Updated SPI max allowed trace delay in PCB Trace Delay table & added note on 2-load SPI implementation								
	Section 3.7: Serial Port								
	- Corrected UART signal names in figure & table								
	Section 3.8: Charge Control Receptacle								
	- Updated descriptions for pins 8-10								
	Section 4.0: GPIO Expanders								
	- Added new section to cover GPIO expanders implemented on the carrier board								
	Section 6.0: Quick-Start Guide								
	- Added caution related to Jetson TX1 not being hot-pluggable								
MAR, 2016	Section 1.2: Carrier Board Feature List								
, _0.0	- Updated to include expansion connector information								
	- Added GPIO Expansion Header								
	Section 2.3: SATA								
	- Removed power details from connections figure								
	Section 5.0: Power								
	- Updated Interface Power Supply Allocation table to remove number column & Max Current column								



Date	Description								
	 Added separate table for max current. Section 6.0: Quick-Start Guide Updated caution about Jetson TX1 not being hot-pluggable to include recommended minimum wait. 								
APR, 2016	Section 3.1: Jetson TX1 Module Connector - Updated part # for 400-pin connector on the carrier board								
JUN, 2016	Title Page - Added Cautions (not to install/remove modules, etc. with power on & ESD handling) to title page. Section 1.2: Carrier Board Feature List - Removed mention of DMIC from audio section Section 6.0: Quick-Start Guide - Removed section as content is covered in separate document.								
JUL, 2016	Section 1.3: Jetson TX1 Block Diagram - Added note under Figure 2 (Jetson TX1 Placement) warning not to remove TTP Section 2.7: PCle x4 Connector - Corrected x4 lane for PEX_RFU & USB_SS1 pins in table								



Table of Contents

1.0 INTRODUCTION	5
1.1 JETSON TX1 Feature List	5
1.2 Carrier Board Feature List	5
1.3 Jetson TX1 Carrier Board Block Diagram	6
2.0 JETSON TX1 CARRIER BOARD STANDARD CONNECTORS	8
2.1 USB Ports	8
2.2 Gigabit Ethernet	9
2.3 SATA	10
2.4 SD Card	11
2.5 HDMI	12
2.6 M.2, Key E Expansion Slot	13
2.7 PCle x4 Connector	15
2.8 JTAG	17
3.0 CARRIER BOARD CUSTOM EXPANSION IF CONNECTIONS	18
3.1 Jetson TX1 Module Connector	18
3.2 Display Expansion Connector	18
3.3 Camera Expansion Connector	21
3.4 Expansion Header	24
3.5 Debug Connector	26
3.6 GPIO Expansion Header	27
3.7 Serial Port	28
3.8 Charge Control Receptacle	
3.9 Fan Connector	29
3.10 DC Power Jack	29
4.0 GPIO EXPANDERS	30
5.0 INTERFACE POWER	32



1.0 INTRODUCTION

The NVIDIA® Jetson TX1 carrier board is ideal for software development within the Linux environment. Standard connectors are used to access Jetson TX1 features and interfaces, enabling a highly flexible and extensible development platform. Go to http://developer.nvidia.com/jetson-tx1 or contact your NVIDIA representative for access to software updates and the developer SDK supporting the OS image and host development platform that you want to use. The developer SDK includes an OS image that you will load onto your Jetson TX1 device, supporting documentation, and code samples to help you get started.

1.1 JETSON TX1 Feature List

CPU/GPU

- Quad-core Cortex-A57 complex
- NVIDIA Maxwell architecture GPU

Memory

- 4GB LPDDR4-3200
- 16GB eMMC 5.1

Multimedia

- Ultra low-power audio processor
- Multi-standard Video/JPEG Decoder/Encoder

Advanced power management

Network

Connectivity

- Dynamic voltage and frequency scaling
- Multiple clock and power domains

10/100/1000BASE-T Ethernet

Thermal Transfer Plate & optional Fan/Heatsink

BCM4354 w/ dual U.FL RF connectors: Connects

to 802.11ac Wi-Fi and Bluetooth enabled devices.

1.2 Carrier Board Feature List

Connection to Jetson TX1

400-pin (8x50) Board-Board Connector

Storage

- Full Size SD Card Slot
- SATA Connector (Power & TX/RX)

USB

- USB 2.0 Micro AB (Host & Device)
- USB 3.0 Type A (Host only)

Wired Network

Gigabit Ethernet (RJ45 Connector w/LEDs)

PCIe

Standard PCIe x4 connector

Display/Touch Expansion Header

- 120-pin (2x60) Board-Board
- DSI (2x4 lanes), eDP x4 Lanes
- Backlight PWM/Control
- Touch: SPI/I2C

HDMI Type A

Camera Expansion Header

- 120-pin (2x60) Board-Board
- CSI: 6, x2 3, x4
- Camera CLK, I2C & Control
- I2S, UART, SPI

M.2 Key E Connector

- PCIe x1 Lane, SDIO, USB 2.0
- I2S, UART, I2C
- Control

Expansion Header

- 40-pin (2x20) header
- I2C, SPI, UART
- I2S, Audio Clock & Control

GPIO Expansion Header

- 30-pin (2x15) header
- I2S, GPIOs

UI & Indicators

- Power, Reset & Force Recovery Buttons
- Power & SOC Enable LEDs

Debug/Serial

- JTAG Connector (Standard 20-pin header)
- Debug Connector (60-pin Board-Board)
 - 60-pin (2x30) Board-Board
 - JTAG, UART, I2C
 - Power, Reset & Force Recovery
 - Serial Port Signals (1x6 header)

Miscellaneous

Fan Connector: 5V, PWM & Tach

Power

- DC Jack: 5.5V-19.6V
- Main 3.3V/5V Supplies: 2xTPS53015
- Main 1.8V Supply: APW8805
- USB VBUS Supplies: RT9715 & APL3511
- 12V for PCle & SATA: LM3481
- Load Switches/LDOs
- Charge Control Header: 10-pin Flex Receptacle



1.3 Jetson TX1 Carrier Board Block Diagram

Figure 1. Jetson TX1 Block Diagram






Figure 2. Jetson TX1 Placement (Top View)



Note: The figure above shows the component placement beneath the TTP, but the TTP should not be removed as this will invalidate the warranty and may significantly impact thermal performance.



Figure 3. Jetson TX1 Carrier Board Placement (Top View)



- J1 SATA Connector (22-pin Including Power)
- J2 PCIe x4 Connector
- J3 Reset Switch Header (1x2, 2.54mm pitch)
- J4 Power LED Header (1x2, 2.54mm pitch)
- J5 RJ45 Ethernet Jack
- J6 Power Switch Header (1x2, 2.54mm pitch)
- J7 JTAG Header (2x10, 2.54mm pitch)
- J8 Reset Out Header (1x2, 2.54mm pitch)
- Force Recovery Header (1x2, 2.54mm pitch) J9
- Debug Connector (2x30, 0.5mm pitch) J10
- J11 Force Off Header (1x2, 2.54mm pitch)
- J12 SD Socket (Full Size)
- J13 Jetson TX1 Connector (8x50, 1.27mm pitch)
- J14 Reserved
- J15 Fan Header (4-pin, 1.25mm pitch)
- J16 **HDMI Type A**
- J17 Serial Port Header (1x6, 2.54mm pitch)
- J18 M.2 Key E Connectivity Socket (75-pin)

- J19 USB 3.0 Type A
- J20 Micro AB USB
- J21 Expansion Header (2x20, 2.54mm pitch)
- J22 Camera Expansion Connector (2x60, 0.5mm pitch)
- J23 Display Expansion Connector (2x60, 0.5mm pitch)
- J24 Voltage select for SPI1/I2C GPO Level Shifter
- J25 Power Jack
- J26 GPIO Expansion Header (2x15, 2.54mm pitch)
- Charge Control Header (10-pin Flex Recep., 0.8mm pitch) J27
- S1 **Reset Switch**
- S2 Volume Down Switch
- **S3 Recovery Switch**
- **S4 Power Switch**
- CR1 SOC Enable LED (Green)
- CR2 Power LED (Green)
- CR3 M.2 LED #2 (Green)
- CR4 M.2 LED #1 (Green)



2.0 JETSON TX1 CARRIER BOARD STANDARD CONNECTORS

The Jetson TX1 carrier board provides a number of connectors with industry standard pinouts to support additional functionality beyond what is integrated on the main platform board. This includes:

- USB 2.0: Micro AB Connector
- USB 3.0: Type A Connector
- Gigabit Ethernet: RJ45 Connector
- SATA: Standard SATA Connector, 22-pin including power
- SD Card (Full size) Connector/Cage
- HDMI: Type A Connector
- M.2, Key E Socket
- PCIe x4 Connector
- JTAG header, 2x10, 2.54mm pitch

2.1 USB Ports

The carrier board supports two USB Connectors. One is a USB 2.0 Micro AB connector (J20) supporting Device/Host modes as well as USB Recovery mode. The other is a USB 3.0 Type A connector (J19) supporting Host mode only.

Figure 4. USB Port Connections






Table 1. USB 2.0 Micro AB & USB 3.0 Type A Connector Pin Descriptions

Pin #	Signal Name	Jetson TX1 Pin Name					
USB 2.0	Micro AB						
1	VBUS	-	VBUS Supply	Power			
2	USB0_IO_CONN_D_N	USB0_D-	USB 2.0 #0 Data -	Bidir			
3			USB 2.0 #0 Data +	Bidir			
4	USB0_ID_IO_CONN	USB0_OTG_ID	USB 2.0 #0 Identification	Input			
5	GND	-	Ground	Ground			
USB 3.0	Type A						
1	VBUS	-	VBUS Supply	Power			
2	USB1_D_N	USB1_D-	USB 2.0 #1 Data -	Bidir			
3	USB1_D_P	USB1_D+	USB 2.0 #1 Data +	Bidir			
4	GND	-	Ground	Ground			
5	USB3_RX1_N	USB_SSO_RX-	USB 3.0 #0 Receive -	Input			
6	USB3_RX1_P	USB_SSO_RX+	USB 3.0 #0 Receive +	Input			
7	GND	-	Ground	Ground			
8	USB3_TX1_N	USB_SSO_TX-	USB 3.0 #0 Transmit -	Output			
9	USB3_TX1_P	USB_SS0_TX+	USB 3.0 #0 Transmit +	Output			

Note: In the Type/Dir column, Output is to USB Connectors. Input is from USB Connectors. Bidir is for Bidirectional signals.

2.2 Gigabit Ethernet

The carrier board implements an RJ45 connector (J5) along with the necessary magnetics device.

Figure 5. Gigabit Ethernet Connections




Table 2. Ethernet RJ45 Connector Pin Descriptions

Pin #	Signal Name	Jetson TX1 Pin Name				
1	RJ45_TDP	GPE_MDI0+	Gigabit Ethernet MDI 0+	Bidir		
2	RJ45_TDN	GPE_MDI0-	Gigabit Ethernet MDI 0-	Bidir		
3	RJ45_RDP	GPE_MDI1+	Gigabit Ethernet MDI 1+	Bidir		
4	RJ45_TDP1	GPE_MDI2+	Gigabit Ethernet MDI 2+	Bidir		
5	RJ45_TDN1	GPE_MDI2-	Gigabit Ethernet MDI 2-	Bidir		
6	RJ45_RDN	GPE_MDI1-	Gigabit Ethernet MDI 1–	Bidir		
7	RJ45_RDP1	GPE_MDI3+	Gigabit Ethernet MDI 3+	Bidir		



Pin#	Signal Name	Jetson TX1 Usage/Description Pin Name		Type/Dir Default
8	RJ45_RDN1	GPE_MDI3-	Gigabit Ethernet MDI 3–	Bidir
9	GBE_LED0_SPICSB	GBE_LINK_ACT	Connected to LED #1 through resistor	Output OD
10	LED1A	-	Connected to VDD_3V3_SYS	-
11	GBE_LED1_SPISCK	GBE_LINK100	Connected to LED #2 through resistor	Output OD
12	LED2A	-	Connected to VDD_3V3_SYS	-
13	NC/GND	-	Ground	Ground
14	NC/GND	-	Ground	Ground

Note: In the Type/Dir column, Output is to RJ45 Connector. Input is from RJ45 Connector. Bidir is for Bidirectional signals.

2.3 SATA

The Jetson TX1 carrier board has a standard SATA connector (J1 - both Data & Power) as shown below.

Figure 6. SATA Connections




Table 3. SATA Connector Pin Descriptions

Pin	Signal Name	Jetson TX1	Usage/Description	Type/Dir	Pin	Signal Name	Jetson TX1	Usage/Description	Type/Dir
#		Pin Name			#		Pin Name		
1	GND	_	Ground	Ground	8	NC	-	Unused	Unused
2	SATA_TX_C_P	SATA_TX+	SATA Transmit+	Output	9	NC	-	Unused	Unused
3	SATA_TX_C_N	SATA_TX-	SATA Transmit-	Output	10	NC	-	Unused	Unused
4	GND	_	Ground	Ground	11	GND	-	Ground	Ground
5	SATA_RX_C_N	SATA_RX-	SATA Receive-	Input	12	GND	-	Ground	Ground
6	SATA_RX_C_P	SATA_RX+	SATA Receive+	Input	13	GND	-	Ground	Ground
7	GND	_	Ground	Ground	14	VDD_5V0_IO_SLP	-	Gated version of Main 5.0V	Power
					15	VDD_5V0_IO_SLP	-	Supply	Power
					16	VDD_5V0_IO_SLP	-		Power
					17	GND	_	Ground	Ground
					18	NC	-	Unused	Unused
					19	GND	-	Ground	Ground
						VDD_12V_SLP	-	12V Supply (From Boost on	Power
						VDD_12V_SLP	-	carrier board)	Power
					22	VDD_12V_SLP	-		Power

Note: In the Type/Dir column, Output is to SATA Connector. Input is from SATA Connector. Bidir is for Bidirectional signals.



A full size SD Card (J12) is implemented, supporting up to SDR104 mode (UHS-1).

Figure 7. SD Card Connections




Table 4. SD Card Socket Pin Descriptions

Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	SDCARD_DAT3	SDCARD_D3	SD Card Data #3	Bidir
2	SDCARD_CMD	SDCARD_CMD	SD Card Command	Bidir
3	GND	_	Ground	Ground
4	SD_CARD_SW_PWR	-	SD Card Power	Power
5	SDCARD_CLK	SDCARD_CLK	SD Card Clock	Output
6	GND	-	Ground	Ground
7	SDCARD_DAT0	SDCARD_D0	SD Card Data #0	Bidir
8	SDCARD_DAT1	SDCARD_D1	SD Card Data #1	Bidir
9	SDCARD_DAT2	SDCARD_D2	SD Card Data #2	Bidir
10	SDCARD_CD*	SDCARD_CD#	SD Card, Card Detect	Input
11	GND	-	Ground	Ground
12	SDCARD_WP	SDCARD_WP	SD Card Write Protect	Input
13	GND	_	Ground	Ground
14	GND	_	Ground	Ground
15	GND	_	Ground	Ground

Note: In the Type/Dir column, Output is to SD Card Socket. Input is from SD Card Socket. Bidir is for Bidirectional signals.



A standard HDMI type A connector (J16) is supported.

Figure 8. HDMI Connections




Table 5. HDMI Connector Pin Descriptions

Pin#	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	HDMI_TXD2_CON_P	DP1_TXD0+	HDMI Transmit Data 2+	Output
2	D2_SHIELD	-	Ground	Ground
3	HDMI_TXD2_CON_N	DP1_TXD0-	HDMI Transmit Data 2–	Output
4	HDMI_TXD1_CON_P	DP1_TXD1+	HDMI Transmit Data 1+	Output
5	D1_SHIELD	_	Ground	Ground
6	HDMI_TXD1_CON_N	DP1_TXD1-	HDMI Transmit Data 1–	Output
7	HDMI_TXD0_CON_P	DP1_TXD2+	HDMI Transmit Data 0+	Output
8	D0_SHIELD	_	Ground	Ground
9	HDMI_TXD0_CON_N	DP1_TXD2-	HDMI Transmit Data 0–	Output
10	HDMI_TXC_CON_P	DP1_TXD3+	HDMI Transmit Clock+	Output
11	CK_SHIELD	_	Ground	Ground
12	HDMI_TXC_CON_N	DP1_TXD3-	HDMI Transmit Clock-	Output
13	HDMI_CEC_CON	HDMI_CEC	HDMI CEC	Bidir
14	RESERVED	-	Unused	Unused
15	HDMI_DDC_SCL_5V0	DP1_AUX_CH+	HDMI DDC Clock	Output /OD
16	HDMI_DDC_SDA_5V0	DP1_AUX_CH-	HDMI DDC Data	Bidir/OD
17	DDC/CEC_GND	=	Ground	Ground
18	VDD_5V0_HDMI_CON	=	HDMI 5V Power	Power
19	HDMI_HPD_CON	DP1_HPD	HDMI Hot Plug Detect	Input

Note: In the Type/Dir column, Output is to HDMI Connector. Input is from HDMI Connector. Bidir is for Bidirectional signals.




2.6 M.2, Key E Expansion Slot

The Jetson TX1 carrier board includes a M.2, Key E Slot Mini-PCle Expansion slot (J18). This includes interface options for WiFi/BT including PCle (x1), SDIO (4-bit), USB 2.0, UART, I2S & I2C

The connections & power rails associated with the connector are shown in the figure below.

Figure 9. M.2 Key E Connections



Note: The I2C IF on pins 58 & 60 can come directly from Jetson TX1 I2C_GP0 (1.8V signaling) or after a level shifter (3.3V signaling). For earlier versions of the M.2 Key E revision spec. (prior to revision 1.1), the I2C interface used 3.3V signaling levels. The 1.1 revision changes this to 1.8V signaling levels. The carrier board may switch to default to 1.8V to meet the new requirement.

Table 6. M.2, Key E Expansion Slot Pin Descriptions

Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default		Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	GND	-	Ground	Ground		-	-	-	-
3	USB2_D_P	USB2_D+	USB 2.0 Data +	Bidir	2	VDD_3V3_SYS		Marin 2 2V Committee	D
5	USB2_D_N	USB2_D-	USB 2.0 Data -	Bidir	4	VDD_3V3_SYS	_	Main 3.3V Supply	Power
7	GND	_	Ground	Ground	6	LED1_L	-	LED #1 (CR4 – Green)Enable	Output
9	SDIO_CLK	SDIO_CLK	SDIO Clock	Output	8	I2S2_CLK	I2S2_CLK	I2S #2 Clock	Bidir
11	SDIO_CMD	SDIO_CMD	SDIO Command	Bidir	10	I2S2_LRCLK	I2S2_LRCLK	I2S #2 Left/Right Clock	Bidir
13	SDIO_DAT0	SDIO_D0	SDIO Data 0	Bidir	12	I2S2_SDIN	I2S2_SDIN	I2S #2 Data In	Input
15	SDIO_DAT1	SDIO_D1	SDIO Data 1	Bidir	14	I2S2_SDOUT	I2S2_SDOUT	I2S #2 Data Out	Bidir
17	SDIO_DAT2	SDIO_D2	SDIO Data 2	Bidir	16	LED2_L	_	LED #2 (CR3 – Green) Enable	Output
19	SDIO_DAT3	SDIO_D3	SDIO Data 3	Bidir	18	GND	_	Ground	Ground
21	WIFI2_WAKE_AP_L	GPIO10_WIFI_	WiFi #2 Wake AP	Input	20	BT2_WAKE_AP_L	GPIO13_BT_	Bluetooth #2 Wake AP	Input



Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default		Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
		WAKE_AP					WAKE_AP		
23	WIFI2_EN	SDIO_RST	WiFi #2 Enable	Output	22	UART2_RXD	UART2_RX	UART #2 Receive	Input
25	NC (Key)				24	NC (Key)			
27	NC (Key)		Unused	Unused	26	NC (Key)		Unused	Unused
29	NC (Key)	_	Unused	Unusea	28	NC (Key)	_	Unused	Unusea
31	NC (Key)				30	NC (Key)			
33	GND	_	Ground	Ground	32	UART2_TXD	UART2_TX	UART #2 Transmit	Output
35	PEX_TXO_AP_P	PEX1_TX+	PCIe #1 Transmit +	Output	34	UART2_CTS	UART2_CTS#	UART #2 Clear to Send	Input
37	PEX_TXO_AP_N	PEX1_TX-	PCIe #1 Transmit -	Output	36	UART2_RTS	UART2_RTS#	UART #2 Request to Send	Output
39	GND	_	Ground	Ground	38	NC			
41	PEX_RXO_AP_P	PEX1_RX+	PCIe #1 Receive +	Input	40	NC			
43	PEX_RXO_AP_N	PEX1_RX-	PCIe #1 Receive -	Input	42	NC		Unused	Unused
45	GND	_	Ground	Ground	44	NC	_	Unused	Unusea
47	PEX_CLK1_P	PEX1_REFCLK+	PCIe #1 Reference clock +	Output	46	NC			
49	PEX_CLK1_N	PEX1_REFCLK-	PCIe #1 Reference clock -	Output	48	NC			
51	GND	_	Ground	Ground	50	SUSCLK_32KHZ	_	Suspend Clock (32KHz)	Output
53	PCIE_L1_CLKREQ	PEX1_CLKREQ#	PCIe #1 Clock Request	Bidir	52	PCIE_L1_RST	-	PCIe Reset	Output
55	PCIE_WAKE_L	PEX_WAKE#	PCIe Wake	Input	54	W_DISABLE2_L	_	Wifi Disable #2	Output
57	GND	-	Ground	Ground	56	W_DISABLE1_L	-	Wifi Disable #1 (from 3.3V GPIO Exp. P00)	Output
59	NC		Universal	Unional	58	I2C_GPO_SDA(_3V3_ LVL)	I2C_GPO_DAT	General I2C Interface #0 Data. See note.	Bidir/OD
61	NC	-	Unused	Unused	60	I2C_GP0_SCL(_3V3_ LVL)	I2C_GPO_CLK	General I2C Interface #0 Clock. See note.	Bidir/OD
63	GND	-	Ground	Ground	62	M2_E_ALERT_L	-	M.2, Key E Connector Alert (to 3.3V GPIO Exp. P10)	Input
65	NC		Universal	Unused	64	NC			
67	NC	_	Unused	Unusea	66	NC			
69	GND	-	Ground	Ground	68	NC	_	Unused	Unused
71	NC		Hausad	I louge d	70	NC			
73	NC	_	Unused	Unused	72	VDD_3V3_SYS		Main 2 2V Supply	Dower
75	GND	-	Ground	Ground	74	VDD_3V3_SYS	_	Main 3.3V Supply	Power

Notes:

- In the Type/Dir column, Output is to M.2 Module. Input is from M.2 Module. Bidir is for Bidirectional signals.
- Prior to the M.2 Key E revision 1.1 spec., the I2C interface was referenced to 3.3V. The 1.1 revision changes this to 1.8V. A future revision of the carrier board may switch the I2C interface to 1.8V to meet the new spec. requirement.

Table 7. M.2 Related Carrier Board PCB Trace Delays

Jetson TX1 Signal	Carrier Board PCB Delay (ps)	Max Trace Delay Allowed	Max Delay for M.2 Module	Jetson TX1 Signal	Carrier Board PCB Delay (ps)	Max Trace Delay Allowed (ps)		Max Delay for M.2 Module (ps)	
		(ps)	(ps)						T
PCIe				SDIO		≤ SDR50	>SDR50	≤ SDR50	>SDR50
PEX1_RX+	539	880	341	SDIO_CLK	230	876	521	646	291
PEX1_RX-	539	880	342	SDIO_CMD	223	876	521	653	298
PEX1_TX+	518	880	362	SDIO_D0	222	876	521	654	299
PEX1_TX-	519	880	361	SDIO_D1	222	876	521	654	299
PEX1_REFCLK+	178	880	702	SDIO_D2	225	876	521	651	296
PEX1_REFCLK-	178	880	702	SDIO_D3	240	876	521	636	281
USB				12S		All	na	All	na
USB2_D+	171	960	789	I2S2_CLK	970	3600		2630	
USB2_D-	172	960	788	I2S2_LRCLK	967	3600		2633	
				I2S2_SDIN	931	3600		2669	
				I2S2_SDOUT	924	3600		2676	



2.7 PCIe x4 Connector

The Jetson TX1 carrier board includes a standard 4-lane PCle connector (J2).

Figure 10. PCle 4-lane Connector Connections






Table 8. PCle 4-lane Connector Pin Descriptions

Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/ Direction	Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/ Direction
A1	GND (PRSNT1)	-	Ground	Ground	B1	VDD_12V_SLP			
A2	VDD_12V_SLP		12) / C / D = t)	D	B2	VDD_12V_SLP	_	12V Supply	Power
А3	VDD_12V_SLP	-	12V Supply (Boost)	Power	В3	VDD_12V_SLP			
A4	GND	-	Ground	Ground	В4	GND	-	Ground	Ground
A5	NC				B5	GEN1_I2C_SCL_3V3_LVL	I2C_GPO_CLK	General I2C #0 Clock	Bidir/OD
A6	NC		Uad	11	В6	GEN1_I2C_SDA_3V3_LVL	I2C_GP0_DAT	General I2C #0 Data	Bidir/OD
A7	NC	_	Unused	Unused	В7	GND	-	Ground	Ground
A8	NC				В8	VDD_3V3_SLP	_	3.3V supply – off in Deep Slp	Power
A9	VDD_3V3_SLP		2 2	D	В9	PCIE_JTAG_TRST_PD	-	Pulled to GND	-
A10	VDD_3V3_SLP	_	3.3V supply - off in Deep Slp	Power	B10	VDD_3V3_SYS	-	Main 3.3V Supply	Power
A11	PCIEO_LO_RST	PEXO_RST#	PCIe Lane 0 Reset	Output	B11	PCIE_WAKE	PEX_WAKE#	PCIe Wake (Shared)	Input
A12	GND	ı	Ground	Ground	B12	PCIEO_LO_CLKREQ	PEX0_CLKREQ#	PCIe Ctlr 0 Clock Req.	Bidir
A13	PEX_CLKO_P	PEXO_REFCLK+	PCIe Ctlr 0 Reference Clock +	Output	B13	GND	-	Ground	Ground
A14	PEX_CLKO_N	PEX0_REFCLK-	PCIe Ctlr 0 Reference Clock –	Output	B14	PEX_TX4_C_P	PEX0_TX+	PCIe Ctlr 0 Lane 0 Transmit +	Output
A15	GND	-	Ground	Ground	B15	PEX_TX4_C_N	PEXO_TX-	PCIe Ctlr 0 Lane 0 Transmit -	Output
A16	PEX_RX4_P	PEXO_RX_P	PCIe Ctlr 0 Lane 0 Receive +	Input	B16	GND	-	Ground	Ground
A17	PEX_RX4_N	PEXO_RX-	PCIe Ctlr 0 Lane 0 Receive –	Input	B17	NC	-	Unused	Unused
A18	GND	ı	Ground	Ground	B18	GND	-	Ground	Ground
A19	NC	ı	Unused	Unused	B19	PEX_TX3_C_P	USB_SS1_TX+	PCIe Ctlr 0 Lane 1 Transmit +	Output
A20	GND	-	Ground	Ground	B20	PEX_TX3_C_N	USB_SS1_TX-	PCIe Ctlr 0 Lane 1 Transmit -	Output
A21	PEX_RX3_P	USB_SS1_RX+	PCIe Ctlr 0 Lane 1 Receive +	Input	B21	GND		Cround	Cround
A22	PEX_RX3_N	USB_SS1_RX-	PCIe Ctlr 0 Lane 1 Receive –	Input	B22	GND	_	Ground	Ground
A23	GND		Cround	Ground	B23	PEX_TX2_C_P	PEX2_TX+	PCIe Ctlr 0 Lane 2 Transmit +	Output
A24	GND	ı	Ground	Ground	B24	PEX_TX2_C_N	PEX2_TX-	PCIe Ctlr 0 Lane 2 Transmit –	Output
A25	PEX_RX2_P	PEX2_RX+	PCIe Ctlr 0 Lane 2 Receive +	Input	B25	GND		Ground	Ground
A26	PEX_RX2_N	PEX2_RX-	PCIe Ctlr 0 Lane 2 Receive –	Input	B26	GND	_	Ground	Ground
A27	GND		Ground	Ground	B27	PEX_TX1_C_P	PEX_RFU_TX+	PCIe Ctlr 0 Lane 3 Transmit +	Output
A28	GND	_	Ground	Ground	B28	PEX_TX1_C_N	PEX_RFU_TX-	PCIe Ctlr 0 Lane 3 Transmit –	Output
A29	PEX_RX1_P	PEX_RFU_RX+	PCIe Ctlr 0 Lane 3 Receive +	Input	B29	GND	-	Ground	Ground
A30	PEX_RX1_N	PEX_RFU_RX-	PCIe Ctlr 0 Lane 3 Receive –	Input	B30	NC		Unusad	Linusori
A31	GND	-	Ground	Ground	B31	NC	_	Unused	Unused
A32	NC	-	Unused	Unused	B32	GND	-	Ground	Ground

Note: In the Type/Dir column, Output is to the PCle Connector. Input is from the PCle Connector. Bidir is for Bidirectional signals.

Table 9. PCle x4 Related TX1 Carrier PCB Trace Delays

Jetson TX1 Signal	Carrier Board PCB Delay	Max Trace Delay	Max Delay for PCIe Board	Jetson TX1 Signal	Carrier Board PCB Delay	Max Trace Delay	Max Delay for PCIe Board
	(ps)	Allowed (ps)	(ps)		(ps)	Allowed (ps)	(ps)
PCle				PEX2_RX+	540	880	340
PEXO_RX+	502	880	378	PEX2_RX-	539	880	341
PEXO_RX-	502	880	378	PEX2_TX+	521	880	359
PEXO_TX+	505	880	375	PEX2_TX-	522	880	358
PEXO_TX-	504	880	376	PEX_RFU_RX+	539	880	341
USB_SS1_RX+	528	880	352	PEX_RFU_RX-	539	880	342
USB_SS1_RX-	527	880	353	PEX_RFU_TX+	518	880	362
USB_SS1_TX+	522	880	358	PEX_RFU_TX-	519	880	361
USB_SS1_TX-	522	880	358	PEXO_REFCLK+	521	880	359
				PEXO_REFCLK-	520	880	360



The Jetson TX1 carrier board has a standard 20-pin (2x10, 2.54mm pitch) JTAG header (J7).

Figure 11. JTAG Header Connections




Table 10. JTAG Header Descriptions

Pin #	ISignal Name	Jetson TX1 Pin Name	Usage/Description	Type/ Direction	Pin #	Kignal Name	Jetson TX1 Pin Name	Usage/Description	Type/ Direction
1	VDD_1V8	-	Main 1.8V Supply	Power	2	VDD_1V8	-	Main 1.8V Supply	Power
3	TRST*	-	JTAG Test Reset	-	4	GND			
5	JTAG_AP_TDI	JTAG_TDI	JTAG Test Data In	Input	6	GND			
7	JTAG_AP_TMS	JTAG_TMS	JTAG Test Mode Select	Input	8	GND			
9	JTAG_AP_TCK	JTAG_TCK	JTAG Test Clock	Input	10	GND			
11	JTAG_AP_RTCK	JTAG_RTCK	JTAG Test Return clock	Output	12	GND	_	Ground	Ground
13	JTAG_AP_TDO	JTAG_TDO	JTAG Test Data out	Output	14	GND			
15	RESET_IN_L	RESET_IN#	Main carrier board Reset	Input	16	GND			
17	PD	-	Pull-down	-	18	GND			
19	PD	-	Pull-down	-	20	GND			

Note: In the Type/Dir column, Output is to JTAG header. Input is from JTAG header. Bidir is for Bidirectional signals.



3.0 CARRIER BOARD CUSTOM EXPANSION IF CONNECTIONS

The Jetson TX1 carrier board supports a number of expansion headers/connectors that have custom pinouts. These are listed below:

- Jetson TX1 Module Connector, 8x50, 1.27mm pitch
- Display Expansion Header, 2x60, 0.5mm pitch
- Camera Expansion Header, 2x60, 0.5mm pitch
- Expansion Header, 2x20, 2.54mm pitch
- Debug Connector, 2x30, 0.5mm pitch
- GPIO Expansion Header, 2x15, 2.54mm pitch
- Serial Port Header, 1x6, 2.54mm pitch
- Charge Control Header, 10-pin Flex Receptacle, 0.8mm pitch
- Fan Connector, 4-pin, 1.25mm pitch
- DC Power Jack

The Routing Guidelines for the interfaces supported on the expansion connectors can be found in the Jetson TX1 OEM Product DG. Those guidelines cover the PCB routing from Jetson TX1 to the peripheral device or actual device connector. When designing modules for one of the Jetson TX1 Expansion connectors, the routing on the Carrier board must be accounted for. Tables are be provided for the critical interfaces that provide the PCB delays on the Carrier board. These delays are subtracted from the delays allowed in the Jetson TX1 OEM Product DG routing guidelines. The tables also include the max trace guidelines and remaining max trace delay allowed on the peripheral modules. See the Jetson TX1 OEM Product DG for other requirements (Impedance, trace spacing, skews between signals, etc.).

3.1 Jetson TX1 Module Connector

The carrier board interfaces to the Jetson TX1 module using a 400-pin Samtec connector (J13). The carrier board has a Samtec REF-186138-02 connector. This interfaces with the Jetson TX1 which has a Samtec REF-186137-01 connector. The connector pinout can be found in the Jetson TX1 OEM Product DG.

3.2 Display Expansion Connector

The Jetson TX1 carrier board includes a 120-pin (2x60, 0.5mm pitch) Display Expansion Connector (J23). The connector used on the Carrier board is a Samtec QSH-060-01-H-D-A. The mating connector is a Samtec QTH-060-01-H-D-A. The display expansion connector includes interface options for an embedded display and touch controller including:

- DSI 2 x4
- eDP
- eDP HPD
- eDP AUX
- LCD BL EN/PWM
- LCD EN/TE/BIAS EN
- SPI0, SPI2
- I2C_GP1
- Touch INT/RST/CLK
- Display control

Table 11. Display Expansion Connector Pin Descriptions

Pin #	ISignal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default	Pin #	I Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	CON_DSI_B_D3_N	DSI3_D1-	DSI B Data 3-	Output	2	VDD_SYS_BL			
3	CON_DSI_B_D3_P	DSI3_D1+	DSI B Data 3+	Output	4	VDD_SYS_BL	-	Main DC supply power	Power
5	GND	-	Ground	Ground	6	VDD_SYS_BL			
7	CON_DSI_B_D2_N	DSI3_D0-	DSI B Data 2-	Output	8	LCD_BL_EN	LCD_BKLT_EN	Backlight Enable	Output
9	CON_DSI_B_D2_P	DSI3_D0+	DSI B Data 2+	Output	10	LCD_BL_PWM	LCD_BKLT_PWM	Backlight PWM	Output
11	GND	-	Ground	Ground	12	LCD_RST_L	LCD_EN	LCD Enable	Output
13	CON_DSI_B_CLK_N	DSI2_CLK-	DSI B Clock-	Output	14	LCD_TE	LCD_TE	LCD Tearing Effect	Input



119 EDP TXD3 N

DP0 TX3-

Jetson TX1 Type/Dir Type/Dir Pin letson TX1 Signal Name Usage/Description Signal Name Usage/Description Pin Name Default Pin Name Default 15 CON DSI B CLK P DSI2 CLK+ DSI B Clock+ Output 16 VDD_3V3_SLP 3.3V supply - off in Deep Slp Power Bridge Enable from 1.8V Output 17 GND BRIDGE_EN Ground Ground GPIO Exp. P15 Bridge Interrupt from 1.8V Output Output CON_DSI_B_D1_N DSI B Data 1-BRIDGE IRQ 19 DSI2 D1-**GPIO Expander P17** CON_DSI_B_D1 P I2C GPO CLK Bidir/OD 21 DSI2 D1+ DSI B Data 1+ Output 22 12C GP0 CLK 1V8 General I2C #0 Clock 23 GND Ground 24 I2C GPO DAT 1V8 I2C GPO DAT General I2C #0 Data Bidir/OD Ground Output 3.3V supply for touchscreen CON_DSI_B_D0_N 25 DSI2 D0-DSLB Data 0-26 AVDD_TS_DIS (EN by 3.3V GPIO Exp. P02) Power Output 1.8V supply for touchscreen 27 CON_DSI_B_D0_P DSI2_D0+ DSI B Data 0+ 28 VDD_TS_1V8 (EN by 3.3V GPIO Exp. P01) 29 GND Ground Ground 30 CON_I2C_GP1_SCL_LT I2C GP1 CLK General I2C #1 Clock Bidir/OD CON_I2C_GP1_SDA_LT CON_DSI_A_D3_N DSI1_D1-31 DSI A Data 3-Output 32 I2C GP1 DAT General I2C #1 Data Bidir/OD 33 CON_DSI_A_D3_P DSI1_D1+ DSI A Data 3+ Output 34 TOUCH_INT GPIO6_TOUCH_INT Input Touchscreen Interrupt 35 GND Ground Ground 36 TOUCH RST **GPIO7 TOUCH RST** Touchscreen controller Reset Output CON DSI A D2 N SPIO CLK SPIO CLK 37 DSI1 D0-DSI A Data 2-Output 38 Touchscreen SPI Clock Bidir SPIO MISO SPIO MISO 39 CON DSI A D2 P DSI1 D0+ DSI A Data 2+ Output 40 Touchscreen SPI MISO Bidir Ground 41 GND Ground 42 SPIO MOSI SPIO MOSI Touchscreen SPI MOSI Bidir SPI0_CS0 SPI0_CS0# Touchscreen SPI Chip Select Bidir 43 CON_DSI_A_CLK_N DSI0_CLK-DSI A Clock-Output 44 46 45 CON_DSI_A_CLK_P DSIO CLK+ DSLA Clock+ Output NC Unused Unused 47 GND Ground 48 GND Ground Ground Ground CON DSI A D1 N DSIO D1-DSI A Data 1-Output 50 TOUCH CLK TOUCH CLK Touchscreen Controller Clock Output 49 51 CON DSI A D1 P DSI0 D1+ DSI A Data 1+ Output 52 GND Ground 53 GND Ground Ground 54 VDD DIS 3V3 LCD Gated 3.3V analog supply (EN by 3.3V GPIO Exp. P03) 55 CON_DSI_A_DO_N 56 VDD_DIS_3V3_LCD DSIO DO-DSI A Data 0-Output Power Gated 1.8V supply (EN by Power Output CON_DSI_A_D0_P DSI0 D0+ DSI A Data 0+ VDD_LCD_1V8_DIS 3.3V GPIO Exp. P11) GND Ground GND 59 60 Ground Ground Ground 61 VDD_3V3_SYS 62 LCD_EN LCD_VDD_EN LCD Power Enable Output Main 3.3V Supply (Switcher) Power 63 VDD_3V3_SYS 64 CON_DSI3_CLK_P 65 GND 66 Unused Ground Ground 67 GND 68 CON_DSI3_CLK_N 69 VDD 1V8 70 GND Ground Ground Main 1.8V Supply (Switcher) Power 71 VDD 1V8 72 CON DSI4 CLK P Unused Input 73 GND 74 CON_DSI4_CLK_N Ground GND 76 GND 75 Ground Ground 78 GND 77 VDD_1V2 1.2V Display Supply (LDO, EN Power Main 5.0V Supply (Switcher) 79 VDD 1V2 by 3.3V GPIO Expander P12) 80 VDD 5V0 IO SYS Power GND 82 81 NC Ground Ground Unused Unused 83 GND 84 NC DP_HPD0_AP DP_HPD CHARGER_PRSNT AC OK Display Port 0 Hot Plug Det. Input 86 ACOK Output LCD BIAS Enable from 1.8V Output EDP_AUX_CH0_N DPO AUX CH-LCD BIAS EN 87 Display Port 0 Aux Channel-Bidir 88 GPIO Exp. P04 EDP_AUX_CH0_P DP0_AUX_CH+ 90 89 Display Port 0 Aux Channel+ Bidir GND Ground Ground GND 92 91 Ground Ground GS V _ Unused Unused 93 EDP TXD0 P DP0 TX0+ Display Port 0 Data Lane 0-Output 94 GS H 95 EDP_TXD0_N DP0_TX0-Display Port Data Lane 0+ Output 96 GND Ground Ground NV Sensor Interrupt to 1.8V NVSR_INT 97 GND Ground Input Ground 98 GPIO Expander P16 99 EDP_TXD1_P Display Port 0 Data Lane 1-100 LCD1 BKLT PWM DP0_TX1+ Output unused Input 101 EDP TXD1 N DP0 TX1-Display Port 0 Data Lane 1+ Output 102 GND Ground Ground 103 GND 104 SPI2_SCK SPI2_SCK Ground Ground SPI #2 Clock Bidir SPI #2 Master In, Slave Out 105 EDP TXD2 P Output 106 SPI2 MISO Bidir DP0 TX2+ Display Port 0 Data Lane 2-SPI2 MISO 107 EDP_TXD2_N DP0 TX2-Display Port 0 Data Lane 2+ 108 SPI2 MOSI SPI2 MOSI SPI #2 Master Out, Slave In Output Bidir 109 GND Ground 110 SPI2 CS0 SPI2 CSO# SPI #2 Chip Select Bidir 111 112 GND Ground Ground Unused Unused 114 NC 113 nc Ground 115 GND 116 NC Unused Unused 117 EDP TXD3 P DP0 TX3+ Display Port 0 Data Lane 3-118 NC Output

Note: In the Type/Dir column, Output is to Display Module. Input is from Display Module. Bidir is for Bidirectional signals.


Output 120 NC

Display Port 0 Data Lane 3+




Tegra supports eight total MIPI DSI data lanes and two clock lanes, allowing up to two 4-lane interfaces. These can be be used for two separate displays, or together for a single display (clock lane per 4 data lanes still applies for the single display case. Each data channel has peak bandwidth up to 1.5Gbps.

Figure 12: DSI 2 x 4-Lane Connection Example



Note: If EMI/ESD devices are necessary, they must be tuned to minimize impact to signal quality, which must meet the DSI spec. requirements for the frequencies supported by the design.

Figure 13: eDP 4-Lane Connection Example



See the Jetson TX1 OEM Product DG for Routing Guidelines. Include the Carrier board PCB trace delays in the following table when calculating max trace length & for skew matching.



Table 12. Display Connector Interface Related TX1 Carrier PCB Trace Delays (DSI & SPI)

Jetson TX1	Carrier Board	Max Trace	Max Delay for	Jetson TX1	Carrier Board	Max Trace	Max Delay for
Module Signal	PCB Delay (ps)	Delay Allowed (ps)	Display Module (ps)	Module Signal	PCB Delay (ps)	Delay Allowed (ps)	Display Module (ps)
DSI				DSI2_D1+	493	1100	607
DSIO_CK+	494	1100	606	DSI2_D1-	492	1100	608
DSIO_CK-	493	1100	607	DSI3_D0+	496	1100	604
DSI0_D0+	495	1100	605	DSI3_D0-	496	1100	604
DSI0_D0-	496	1100	604	DSI3_D1+	495	1100	605
DSI0_D1+	490	1100	610	DSI3_D1-	496	1100	604
DSIO_D1-	489	1100	611	SPI			
DSI1_D0+	492	1100	608	SPIO_CLK	750	1760	1010
DSI1_D0-	493	1100	607	SPI0_MISO	740	1760	1020
DSI1_D1+	495	1100	605	SPI0_MOSI	743	1760	1017
DSI1_D1-	496	1100	604	SPIO_CSO#	758	1760	1002
DSI2_CK+	493	1100	607	SPI2_SCK	658	1760	1101
DSI2_CK-	492	1100	608	SPI2_MISO	650	1760	1110
DSI2_D0+	491	1100	609	SPI2_MOSI	649	1760	1111
DSI2_D0-	491	1100	609	SPI2_CS0#	643	1760	1117

Note: Max Trace Delay Allowed for SPI assumes a single load case. If two loads are implemented, See the Jetson TX1 OEM Product Design Guide for details.

Table 13. Display Connector Interface Related TX1 Carrier PCB Trace Delays (DP0)

Jetson TX1 Module Signal	Carrier Board PCB Delay (ps)	Max Trace Del	ay Allowed (ps)	Max Delay for Display Module (ps)		
		RBR/HBR	RBR/HBR	RBR/HBR	RBR/HBR	
		Stripline	uStrip	Stripline	uStrip	
DP0_TX0+	609	1138	975	529	366	
DP0_TX0-	608	1138	975	529	367	
DP0_TX1+	608	1138	975	529	367	
DP0_TX1-	609	1138	975	529	366	
DP0_TX2+	623	1138	975	514	352	
DP0_TX2-	624	1138	975	513	351	
DP0_TX3+	658	1138	975	479	317	
DP0_TX3-	659	1138	975	478	316	
DP0_AUX_CH+	529	1138	975	608	446	
DP0_AUX_CH-	529	1138	975	609	446	

3.3 Camera Expansion Connector

The Jetson TX1 carrier board includes a 120-pin (2x60, 0.5mm pitch) Camera Expansion Connector (J22). The connector used on the Carrier board is a Samtec QSH-060-01-H-D-A. The mating connector is a Samtec QTH-060-01-H-D-A. The camera expansion connector includes interface options for multiple cameras as well as some for audio (I2S & DMIC):

- CSI up to 6x2 lane
- CAM_I2C, Clock & Control GPIOs for the Cameras
- Digital Microphone IF
- I2S
- SPI
- I2C
- UART



Table 14. Camera Expansion Connector Pin Descriptions

Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default	Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	CON_CSI_A_D0_P	CSI0_D0+	CSI A Data 0+	Input	2	CON_CSI_B_D0_P	CSI1_D0_P	CSI B Data 0+	Input
3	CON_CSI_A_D0_N	CSI0_D0-	CSI A Data 0-	Input	4	CON_CSI_B_D0_N	CSI1_D0_N	CSI B Data 0-	Input
5	GND	-	Ground	Ground	6	GND	-	Ground	Ground
7	CON_CSI_A_CLK_P	CSI0_CLK+	CSI A Clock+	Input	8	CON_CSI_B_CLK_P	CSI1_CLK_P	CSI B Clock+	Input
9	CON_CSI_A_CLK_N	CSIO_CLK-	CSI A Clock-	Input	10	CON_CSI_B_CLK_N	CSI1_CLK_N	CSI B Clock-	Input
11	GND	-	Ground	Ground	12	GND	-	Ground	Ground
13	CON_CSI_A_D1_P	CSIO_D1+	CSI A Data 1+	Input	14	CON_CSI_B_D1_P	CSI1_D1_P	CSI B Data 1+	Input
15	CON_CSI_A_D1_N	CSI0_D1-	CSI A Data 1-	Input	16	CON_CSI_B_D1_N	CSI1_D1-	CSI B Data 1-	Input
17	GND	-	Ground	Ground	18	GND	_	Ground	Ground
19	CON_CSI_C_D0_P	CSI2_D0+	CSI C Data 0+	Input	20	CON_CSI_D_D0_P	CSI3_D0+	CSI D Data 0+	Input
21	CON_CSI_C_D0_N	CSI2_D0-	CSI C Data 0-	Input	22	CON_CSI_D_D0_N	CSI3_D0-	CSI D Data 0-	Input
23	GND	-	Ground	Ground	24	GND	_	Ground	Ground
25	CON_CSI_C_CLK_P	CSI2_CLK+	CSI C Clock+	Input	26	CON_CSI_D_CLK_P	CSI3_CLK+	CSI D Clock+	Input
27	CON_CSI_C_CLK_N	CSI2_CLK-	CSI C Clock-	Input	28	CON_CSI_D_CLK_N	CSI3_CLK-	CSI D Clock-	Input
29	GND	-	Ground	Ground	30	GND	_	Ground	Ground
31	CON_CSI_C_D1_P	CSI2_D1+	CSI C Data 1+	Input	32	CON_CSI_D_D1_P	CSI3_D1+	CSI D Data 1+	Input
33	CON_CSI_C_D1_N	CSI2_D1-	CSI C Data 1-	Input	34	CON_CSI_D_D1_N	CSI3_D1-	CSI D Data 1-	Input
35	GND	-	Ground	Ground	36	GND	_	Ground	Ground
37	CON_CSI_E_D0_P	CSI4_D0+	CSI E Data 0+	Input	38	CON_CSI_F_D0_P	CSI5_D0+	CSI F Data 0+	Input
39	CON_CSI_E_D0_N	CSI4_D0-	CSI E Data 0-	Input	40	CON_CSI_F_D0_N	CSI5_D0-	CSI F Data 0-	Input
41	GND	-	Ground	Ground	42	GND	_	Ground	Ground
43	CON_CSI_E_CLK_P	CSI4_CLK+	CSI E Clock+	Input	44	CON_CSI_F_CLK_P	CSI5_CLK+	CSI F Clock+	Input
45	CON_CSI_E_CLK_N	CSI4_CLK-	CSI E Clock-	Input	46	CON_CSI_F_CLK_N	CSI5_CLK-	CSI F Clock-	Input
47	GND	-	Ground	Ground	48	GND	_	Ground	Ground
49	CON_CSI_E_D1_P	CSI4_D1+	CSI E Data 1+	Input	50	CON_CSI_F_D1_P	CSI5_D1+	CSI F Data 1+	Input
51	CON_CSI_E_D1_N	CSI4_D1-	CSI E Data 1-	Input	52	CON_CSI_F_D1_N	CSI5_D1-	CSI F Data 1-	Input
53	GND	-	Ground	Ground	54	GND	-	Ground	Ground
55	RSVD	-	Unused	Unused	56	RSVD	-	Unused	Unused
57	RSVD				58	RSVD			
59	CAM_UART3_PSNT_L	-	Camera UART Present – Direction control for level shifter to prevent contention.	-	60	NC			
61	CAM_UART3_TXD	-	Camera UART Transmit,	Output	62	SPI2_SCK	SPI2_CLK	SPI #2 Clock	Bidir
63	CAM_UART3_RXD	-	Receive, Clear-to-Send &	Input	64	SPI2_MISO	SPI2_MISO	SPI #2 MISO	Bidir
65	CAM_UART3_CTS	-	Request to Send – Can optionally be brought to	Input	66	SPI2_CS1	SPI2_CS1#	SPI #2 Chip Select	Bidir
67	CAM_UART3_RTS	-	Serial port connector (J13).	Output	68	SPI2_MOSI	SPI2_MOSI	SPI #2 MOSI	Bidir
69	GND	_	Ground	Ground	70	GND	_	Ground	Ground
	AO DMIC IN CLK	_	Unused	Unused	72	I2S3 CLK	I2S3 CLK	I2S #3 Clock	Bidir
73	AO DMIC IN DAT				74	I2S3 LRCLK	I2S3 LRCLK	I2S #3 Left/Right Clock	Bidir
75	CAM_I2C_SCL	I2C CAM CLK	Camera I2C clock	Bidir	76	I2S3 SDIN	I2S3 SDIN	I2S #3 Serial Data In	Input
77	CAM I2C SDA	I2C CAM DAT	Camera I2C data	Bidir	78	I2S3 SDOUT	I2S3 SDOUT	I2S #3 Serial Data Out	Bidir
79	GND		Ground	Ground	80	GND		Ground	Ground
81	AVDD_CAM	-	2.8V Camera supply (LDO)	Power	82	AVDD_CAM	-	2.8V Camera supply (LDO – EN by 3.3V GPIO exp. P15)	Power
83	AVDD CAM				84	VDD 3V3 SLP	-	3.3V rail - off in Deep Sleep	Power
_	CAM_AF_PWDN	-	Camera auto-focus power- down (1.8V GPIO exp. P13)	Output		RSVD	-	Unused	Unused
87	I2C_PM_CLK	I2C_PM_CLK	Power Monitor I2C Clock	Bidir/OD	88	CAM1_MCLK	CAM1_MCLK	Camera #1 Master Clock	Output
-	I2C_PM_DAT	I2C PM DAT	Power Monitor I2C Data	Bidir/OD	90	_	_	Camera #1 Powerdown	Output
91	CAMO MCLK	CAMO MCLK	Camera #0 Master Clock	Output	92	CAM1_RST_L	GPIO3 CAM1 RST	Camera #1 Reset	Output
	CAM0_PWDN	GPIO0_CAM0_PWR	Camera #0 Powerdown	Output			_	Unused	Unused
	CAMO_RST_L	GPIO2_CAM0_RST	Camera #0 Reset	Output		CAM2_PWDN	_	Camera #2 Powerdown (1.8V GPIO exp. P07)	Output
97	FLASH_EN	GPIO5_CAM_FLASH_EN	Flash Enable	Output	98	CAM2_RST	_	Camera #2 Reset (1.8V GPIO exp. P10)	Output
99	GND	-	Ground	Ground	100	GND	_	Ground	Ground
	DVDD_CAM_IO_1V2	-	1.2V digital Camera supply (EN by 1.8V GPIO exp. P12)	Input		DVDD_CAM_IO_1V8	-	Switched 1.8V Camera supply. (EN by 1.8V GPIO exp. P11)	Power
103	FLASH_INHIBIT	-	Flash Inhibit (1.8V GPIO exp. P06)	Output	104	TORCH_EN	-	Torch Enable (1.8V GPIO exp. P05)	Output




_											
Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default	Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default		
105	I2C_GP0_CLK_1V8	I2C_GPO_CLK	General I2C #0 Clock	Bidir/OD	106	FLASH_STROBE	GPIO4_CAM_STROBE	Flash Strobe	Output		
107	I2C_GP0_DAT_1V8	I2C_GP0_DAT	General I2C #0 Data	Bidir/OD	108	VDD_3V3_SLP	-	3.3V supply – off in Deep Slp	Power		
109	VDD_5V0_IO_SYS	-	Main 5.0V Supply (Switcher)	Power	110	VDD_3V3_SLP	-	3.3V supply – off in Deep Slp	Power		
111	NC	-	Unused	Unused	112	MOTION_INT_AP_L	GPIO9_MOTION_INT	Motion Sensor Interrupt	Input		
113	NC				114	NC	-	Unused	Unused		
115	GND	-	Ground	Ground	116	GND	-	Ground	Ground		
117	MDM2AP_READY_ 1V8	-	Modem to Tegra Ready	Input	118	VDD_5V0_IO_SYS	-	Main 5.0V Supply (Switcher)	Power		
119	VDD_SYS_EN	_	System power enable from 1.8V GPIO Exp. P03	Output	120	VDD_5V0_IO_SYS					

Note: In the Type/Dir column, Output is to Camera Module. Input is from Camera Module. Bidir is for Bidirectional signals.

Camera/CSI Guidelines

Figure 14: Camera CSI Connections



Note: Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.

See the Jetson TX1 OEM Product DG for Routing Guidelines. Include the Carrier board PCB trace delays in the following table when calculating max trace length & for skew matching.



Table 15. Camera Expansion Connector Related TX1 Carrier PCB Trace Delays

Jetson TX1	Carrier Board	Max Trace	Max Delay for	Jetson TX1	Carrier Board	Max Trace	Max Delay for
Module Signal	PCB Delay	Delay	Camera	Module Signal	PCB Delay	Delay	Camera
	(ps)	Allowed (ps)	Module (ps)		(ps)	Allowed (ps)	Module (ps)
CSI				CSI4_CK+	540	1100	560
CSIO_CK+	626	1100	474	CSI4_CK-	539	1100	561
CSIO_CK-	626	1100	474	CSI4_D0+	540	1100	560
CSI0_D0+	627	1100	473	CSI4_D0-	540	1100	560
CSI0_D0-	627	1100	473	CSI4_D1+	541	1100	559
CSI0_D1+	627	1100	473	CSI4_D1-	540	1100	560
CSIO_D1-	626	1100	474	CSI5_CK+	540	1100	560
CSI1_CK+	626	1100	474	CSI5_CK-	539	1100	561
CSI1_CK-	625	1100	475	CSI5_D0+	541	1100	559
CSI1_D0+	627	1100	473	CSI5_D0-	540	1100	560
CSI1_D0-	626	1100	474	CSI5_D1+	541	1100	559
CSI1_D1+	627	1100	473	CSI5_D1-	540	1100	560
CSI1_D1-	626	1100	474	I2S			
CSI2_CK+	587	1100	513	I2S3_CLK	472	3600	3128
CSI2_CK-	586	1100	514	I2S3_LRCLK	485	3600	3115
CSI2_D0+	586	1100	514	I2S3_SDIN	497	3600	3103
CSI2_D0-	585	1100	515	I2S3_SDOUT	457	3600	3143
CSI2_D1+	588	1100	512	SPI			
CSI2_D1-	587	1100	513	SPI2_SCK	658	1760	1102
CSI3_CK+	587	1100	513	SPI2_MISO	650	1760	1110
CSI3_CK-	586	1100	514	SPI2_CS1#	513	1760	1247
CSI3_D0+	588	1100	512	SPI2_MOSI	649	1760	1111
CSI3_D0-	587	1100	513				
CSI3_D1+	588	1100	512				
CSI3_D1-	587	1100	513				

Note: Max Trace Delay Allowed for SPI assumes a single load case. If two loads are implemented, See the Jetson TX1 OEM Product Design Guide for details.

3.4 Expansion Header

The Jetson TX1 carrier board includes a 40-pin (2x20, 2.54mm pitch) Expansion Header (J21). The connector used on the Carrier board is a Samtec TSM-120-01-S-DV-TR. The expansion connector includes various audio & control interfaces including:

- I2S(See Note)
- Audio Clock/Control
- I2C (x2) (See Note)
- SPI (See Note)
- UART (See Note)

Note: Some of these interfaces can be 1.8V or 3.3V. J14 is a 3-pin header that is used to control the voltage of the level shifter these interfaces pass through. If J14 pin 1-2 are shorted, the interfaces are level shifted to 3.3V. If pins 2-3 are shorted, the interfaces are 1.8V. The 3.3V only interfaces/signals are:

- I2C_GP0_x_3V3_LVL
- I2C_GP1_x_3V3
- UART1_x_HDR_3V3
- GPIO_EXP_P[17:16]_3V3
- MOTION_INT_AP_L_LVL
- SAR_TOUT_LVL



Table 16. Expansion Header Pin Descriptions

Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/ Direction	Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/ Direction
1	VDD_3V3_SYS	-	Main 3.3V Supply	Power	2	VDD_5V0_IO_SYS		Marin F OV Committee	D
3	I2C_GP0_DAT_3V3	I2C_GP0_DAT	General I2C #0 Data (3.3V)	Bidir/OD	4	VDD_5V0_IO_SYS	_	Main 5.0V Supply	Power
5	I2C_GP0_CLK_3V3	I2C_GPO_CLK	General I2C #0 Clock (3.3V)	Bidir/OD	6	GND	-	Ground	Ground
7	AUDIO_I2S_MCLK_3V3	AUDIO_MCLK	Audio Master Clock (1.8/3.3V)	Bidir	8	UART1_TXD_HDR_3V3	UARTO_TX	UART #0 Transmit	Output
9	GND	ı	Ground	Ground	10	UART1_RXD_HDR_3V3	UARTO_RX	UART #0 Receive	Input
11	UART1_RTS_HDR_3V3	UARTO_RTS#	UART #0 Request to Send	Output	12	AUDIO_I2S_SRCLK_3V3	I2S0_SCLK	Audio I2S #0 Clock	Bidir
13	AUDIO_CDC_IRQ	GPIO_PE6	Audio Codec Interrupt	Bidir	14	GND	-	Ground	Ground
15	GPIO_EXP_P17_3V3	1	From 3.3V GPIO Exp. P17	Bidir	16	AO_DMIC_IN_DAT_LVL	-	Unused	Unused
17	VDD_3V3_SYS	-	Main 3.3V Supply	Power	18	MDM_WAKE_AP_LVL	GPIO16_MDM_WAKE_AP	Modem Wake AP GPIO	Input
19	SPI1_MOSI_3V3	SPI1_MOSI	SPI #1 Master Out/Slave In (1.8/3.3V)	Bidir	20	GND	-	Ground	Ground
21	SPI1_MISO_3V3	SPI1_MISO	SPI #1 Master In/Slave Out (1.8/3.3V)	Bidir	22	GPIO_EXP_P16_3V3	-	From 3.3V GPIO Exp. P16	Bidir
23	SPI1_SCK_3V3	SPI1_CLK	SPI #1 Shift Clock (1.8/3.3V)	Bidir	24	SPI1_CS0_3V3	SPI1_CSO#	SPI #1 Chip Select #0 (1.8/3.3V)	Bidir
25	GND	ı	Ground	Ground	26	SPI1_CS1_3V3	SPI1_CS1#	SPI #1 Chip Select #1 (1.8/3.3V)	Bidir
27	I2C_GP1_DAT_3V3	I2C_GP1_DAT	General I2C #1 Data (3.3V)	Bidir/OD	28	I2C_GP1_CLK_3V3	I2C_GP1_CLK	General I2C #1 Clock (3.3V)	Bidir/OD
29	AUD_RST	GPIO19_AUD_RST	Audio Reset (1.8/3.3V)	Output	30	GND	-	Ground	Ground
31	MOTION_INT_AP_L	GPIO9_MOTION_INT	Motion Interrupt (3.3V)	Input	32	AO_DMIC_IN_CLK	-	Unused	Unused
33	AP_WAKE_BT_3V3	GPIO11_AP_WAKE_BT	AP Wake BT GPIO	Bidir	34	GND	-	Ground	Ground
35	AUDIO_I2S_SFSYNC_3V3	I2SO_LRCLK	AUDIO I2S #0 Left/Right Clock	Bidir	36	UART1_CTS_HDR_3V3	UARTO_CTS#	UART #0 Clear to Send	Input
37	SAR_TOUT	GPIO8_ALS_PROX_INT	(3.3V)	Output	38	AUDIO_I2S_SIN_3V3	I2S0_SDIN	Audio I2S #0 Data in	Input
39	GND	-	Ground	Ground	40	AUDIO_I2S_SOUT_3V3	I2S0_SDOUT	Audio I2S #0 Data Out	Output

Note: In the Type/Dir column, Output is to Expansion Module. Input is from Expansion Module. Bidir is for Bidirectional signals.

Expansion Header Interface Guidelines

See the Jetson TX1 OEM Product DG for Routing Guidelines. Include the Carrier board PCB trace delays in the following table when calculating max trace length & for skew matching.

Table 17. Expansion Header Related TX1 Carrier PCB Trace Delays

Jetson TX1 Module Signal	Carrier Board PCB Delay (ps)	Max Trace Delay Allowed (ps)	Max Delay for Expansion Module (ps)	Jetson TX1 Module Signal	Carrier Board PCB Delay (ps)	Max Trace Delay Allowed (ps)	Max Delay for Expansion Module (ps)
I2S				SPI			
I2SO_CLK	69	3600	3531	SPI1_SCK	791	1760	969
I2SO_LRCLK	150	3600	3450	SPI1_MISO	782	1760	978
I2S0_SDIN	60	3600	3540	SPI1_MOSI	783	1760	977
I2S0_SDOUT	127	3600	3473	SPI1_CS0#	786	1760	974
				SPI1 CS1#	791	1760	969

Note: Max Trace Delay Allowed for SPI assumes a single load case. If two loads are implemented, See the Jetson TX1 OEM Product Design Guide for details.



3.5 Debug Connector

The carrier board includes a 60-pin (2x30, 0.5mm pitch) Debug Connector (J10). The connector used on the Carrier board is a Samtec QSH-30-01-L-D-A-TR. The debug connector includes the following interfaces/functions:

- JTAG
- UART
- I2C (x3) (See Note)
- Power, Force Recovery & Reset Control
- GPIOs

Table 18. Debug Connector Pin Descriptions

Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default	Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	ACOK	CHARGER_PRSNT#	AC power OK	Input	2	VDD_1V8	-	Main 1.8V Supply	Power
3	GND	_	Ground	Ground	4	GND	-	Ground	Ground
5	JTAG_AP_TDI	JTAG_TDI	JTAG Test Data In	Input	6	UART1_TXD_DBG_1V8	UARTO_TX	UART #0 Transmit	Output
7	JTAG_AP_TMS	JTAG_TMS	JTAG Test Mode Select	Input	8	UART1_RXD_DBG_1V8	UARTO_RX	UART #0 Receive	Input
9	JTAG_AP_TCK	JTAG_TCK	JTAG Test Clock	Input	10	UART1_CTS	UARTO_CTS#	UART #0 Clear to Send	Input
11	JTAG_AP_RTCK	JTAG_RTCK	JTAG Return Clock	Output	12	UART1_RTS	UARTO_RTS#	UART #0 Request to Send	Output
13	GND	-	Ground	Ground	14	GND	-	Ground	Ground
15	JTAG_AP_TDO	JTAG_TDO	JTAG Test Data Out	Output	16	I2C_GP0_CLK_1V8	I2C_GPO_CLK	General I2C #0 Clock	Bidir/OD
17	RESET_IN_R_L	-	Reset Input	Bidir	18	I2C_GP0_DAT_1V8	I2C_GP0_DAT	General I2C #0 Data	Bidir/OD
19	GND	-	Ground	Ground	20	NC		Unusad	Housed
21	VDD_1V8	-	Main 1.8V Supply	Power	22	NC	_	Unused	Unused
23	I2C_PM_DAT	I2C_PM_DAT	I2C Interface (PM) Data	Bidir/OD	24	GND	-	Ground	Ground
25	I2C_PM_CLK	I2C_PM_CLK	I2C Interface (PM) Clock	Bidir/OD	26	VDD_1V8	-	Main 1.8V Supply	Power
27	UART2_TXD_DBG	UART2_TX	UART #2 Transmit	Output	28	LED_VDD_CORE	_	Enable for SOC EN LED	Output
29	UART2_RXD_DBG	UART2_RX	UART #2 Receive	Input	30	NC	-		Unused
31	LED_VDD_CORE	_	Enable for SOC Enable LED	Output	32	DBG_GPIO1	UARTO_CTS	UART #0 Clear to send	Input
33	CPU_PWR_REQ	_	Tied to GND	na	34	DBG_GPIO2	UARTO_RTS	UART #0 Request to send	Output
35	GND	-	Ground	Ground	36	GND	-	Ground	Ground
37	NC				38	NC	-	Unused	Unused
39	NC				40	RESET_IN_R_L	RESET_IN#	From Reset Button/JTAG Conn.	Input
41	NC				42	FORCE_RECOVERY_R_L	FORCE_RECOV#	From Recovery button	Input
43	NC	-	Unused	Unused	44	RESET_IN_R_L	RESET_IN#	From Reset Button/JTAG Conn.	Input
45	NC				46	POWER_BTN_R	POWER_BTN#	From Power Button	Input
47	NC				48	NC			
49	NC				50	NC	-	Unused	Unused
51	GND	-	Ground	Ground	52	GND	-	Ground	Ground
53	JTAG_AP_TRST_L	JTAG_GP0	Debug GPIO #0	Input	54	I2C_GP1_CLK_3V3	I2C_GP1_CLK	General I2C #1 Clock	Bidir/OD
55	D_FORCE_OFF_L	_	Force Off	Input	56	I2C_GP1_DAT_3V3	I2C_GP1_DAT	General I2C #1 Data	Bidir/OD
57	NC				58	GND	_	Ground	Ground
59	NC	_	Unused	Unused	60	VAUX_5V	-	5V Supply from Debug Conn.	Power

Note: In the Type/Dir column, Output is to Debug Module. Input is from Debug Module. Bidir is for Bidirectional signals.

Debug Connector Interface Guidelines

See the Jetson TX1 OEM Product DG for Routing Guidelines. Include the Carrier board PCB trace delays when calculating max trace length & for skew matching.



3.6 GPIO Expansion Header

The carrier board includes a 30-pin (2x15, 2.54mm pitch) GPIO Expansion Header (J26) including an I2S IF and several GPIOs.

Table 19. GPIO Expansion Header Pin Descriptions

Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default	Pin #	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default	
1	NC				2	VDD_3V3_SYS		Main 3.3V Supply	D	
3	NC				4	VDD_1V8	_	Main 1.8V Supply	Power	
5	NC	-	Unused	Unused	6	AP2MDM_READY	GPIO15_AP2MDM_READY	AP to Modem Ready GPIO	Bidir	
7	NC				8	VDD_5V0_IO_SYS	-	Main 5.0V Supply	Power	
9	NC				10	GND	_	Ground	Ground	
11	GND	ı	Ground	Ground	12	NC				
13	NC				14	NC				
15	NC			Harris	Unused	16	NC	– Ur	Unused	Unused
17	NC	-	Unused	Unused	18	NC				
19	NC				20	NC				
21	GND	ı	Ground	Ground	22	SLEEP	SLEEP#	Sleep Indicator	Output	
23	I2S1_CLK	I2S1_CLK	I2S #1 Clock	Bidir	24	I2S1_SDOUT	I2S1_SDOUT	I2S #1 Data Out	Bidir	
25	I2S1_SDIN	I2S1_SDIN	I2S #1 Data In	Input	26	I2S1_LRCLK	I2S1_LRCLK	I2S #1 Left/Right Clock	Bidir	
27	DSPK_OUT_CLK	ı	Unused	Unused	28	GND	-	Ground	Ground	
29	DSPK_OUT_DAT	-	Unused	Unused	30	GNSS_PPS	-	Unused	Unused	

Note: In the Type/Dir column, Output is from GPIO Module. Input is to GPIO Module. Bidir is for Bidirectional signals.

GPIO Header Interface Guidelines

See the Jetson TX1 OEM Product DG for Routing Guidelines. Include the Carrier board PCB trace delays in the following table when calculating max trace length & for skew matching.

Table 20. GPIO Header Related TX1 Carrier PCB Trace Delays

Jetson TX1 Signal	Carrier Board PCB Delay (ps)	Max Trace Delay Allowed (ps)	Avail. Trace Delay for GPIO Module (ps)
12S			
I2S1_CLK	900	3600	2700
I2S1_SDIN	893	3600	2707
I2S1_SDOUT	916	3600	2684
I2S1_LRCLK	911	3600	2689



3.7 Serial Port

UART1 from Jetson TX1 is routed through level shifters to a 6-pin, 2.54mm pitch male Serial Port header (J17). The connector used on the carrier board is a Samtec HTSW-106-07-FM-S.

Figure 15. Serial Port Header Connections




Table 21. Serial Port Header Descriptions

Pin#	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	SHIELD/GND	=	Ground	Ground
2	UART1_RTS_3V3_L	UART1_RTS#	UART Request to Send	Output
3	NC	-	Unused	Unused
4	UART1_RXD_3V3	UART1_RX	UART Receive	Input
5	UART1_TXD_3V3	UART1_TX	UART Transmit	Output
6	UART1_CTS_3V3_L	UART1_CTS#	UART Clear to Send	Input

Note: In the Type/Dir column, Output is to Serial Port header. Input is from Serial Port header. Bidir is for Bidirectional signals.

3.8 Charge Control Receptacle

The Jetson TX1 carrier board includes a 10-pin Flex Receptacle (J27) including an I2C IF & charge control/status signals.

Table 22. Charge Control Receptacle Pin Descriptions

Pin #	I Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default	Pin #	I Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	ACOK	CHARGER_PRSNT#	AC power OK	Input	6	I2C_PM_DAT	I2C_PM_DAT	I2C (Power Monitor) Data	Bidir/OD
2	CHARGING	CHARGING#	Charging indicator	Input	7	NC	-	Unused	Unused
3	LOW_BAT	BATLOW#	Low Battery indicator	Input	8	BAT_DET_L	_	Battery Detect – Pulled up to VDD_3V3_SYS	Na
4	GND	-	Ground	Ground	9	TYPEC_INT	_	Type C Interrupt from 1.8V GPIO Exp. P0	Output
5	I2C_PM_CLK	I2C_PM_CLK	I2C (Power Monitor) Clock	Bidir/OD	10	CHG_BD_PRSNT_L	_	Charge Present from 1.8V GPIO Exp. P14	Output

Note: In the Type/Dir column, Output is to Charger Ctrl board. Input is from Charger Ctrl board. Bidir is for Bidirectional signals.

Charge Receptacle Interface Guidelines

See the Jetson TX1 OEM Product DG for Routing Guidelines. Include the Carrier board PCB trace delays when calculating max trace length & for skew matching.



3.9 Fan Connector

The Jetson TX1 carrier board includes a 4-pin Fan Header (J15).




Table 23. Fan Connector Pin Descriptions

Pin#	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	GND	-	Ground	Ground
2	VDD_5V0_IO_SLP	-	Gated version of Main 5.0V Supply (Enabled by VDD_3V3_SLP)	Power
3	FAN_TACH	FAN_TACH	Fan Tachometer signal	Input
4	FAN_PWM_Q*	FAN_PWM	Fan Pulse Width Modulation signal	Output

Note: In the Type/Dir column, Output is to Fan Connector. Input is from Fan Connector. Bidir is for Bidirectional signals.

3.10 DC Power Jack

The Jetson TX1 carrier board uses a DC power jack (J25) to bring in the power from the included DC power supply. The jack used on the Carrier board is a Singatron Enterprise 2DC-213-B51. The mating plug is the Singatron Enterprise 2DP-313-B01.

Table 24. DC Jack Pin Descriptions

Pin#	Signal Name	Jetson TX1 Pin Name	Usage/Description	Type/Dir Default
1	VDD_19V_CON	-	Main DC input supplying VDD_IN/VDD_MOD	
2	GND	-	Ground	
3	GND	-	- Ground	
4	GND	-	Ground	
5	GND	-	Ground	
6	GND	-	Ground	Ground



4.0 GPIO EXPANDERS

The carrier board design includes two I2C interface controlled GPIO expander ICs. One operates at 1.8V and the other at 3.3V. The GPIO pins on the expanders are either used to interface to onboard devices/supplies or are routed to several of the expansion connectors. The connections are shown in the figures & tables below. The I2C address for the 1.8V GPIO Expander is strapped to be 7'h77, while the address for the 3.3V GPIO expander is strapped to 7'h74.

Figure 16. GPIO Expander (1.8V)




Table 25. 1.8V GPIO Expansion Signal Descriptions

Expander GPIO #	Carrier Board Signal Name	Usage/Description	Direction
P00	No connect	Not available for use	NA
P01	No connect	Not available for use	NA
P02	TYPEC_INT	Type C Interrupt – to pin 9 of Charger Control header (J27)	Output
P03	VDD_SYS_EN	VDD_SYS enable - to pin 119 of Camera Expansion connector (J22)	Output
P04	LCD_BIAS_EN	LCD Bias Enable - to pin 88 of Display Expansion connector (J23)	Output
P05	TORCH_EN	Torch Enable - to pin 104 of Camera Expansion connector (J22)	Output
P06	FLASH_INHIBIT	Flash inhibit - to pin 103 of Camera Expansion connector (J22)	Output
P07	CAM2_PWDN	Camera #2 Power-down - to pin 96 of Camera Expansion connector (J22)	Output
P10	CAM2_RST	Camera #2 Reset - to pin 98 of Camera Expansion connector (J22)	Output
P11	CAM_VDD_1V8_EN	Camera 1.8V supply enable – to ON pin of load switch supplying DVDD_CAM_IO_1V8 to Camera Expansion connector (J22) on carrier board.	Output
P12	CAM_VDD_1V2_EN	Camera 1.2V supply enable – to chip enable of 1.2V LDO supplying DVDD_CAM_IO_1V2 to Camera Expansion connector (J22) on carrier board.	Output
P13	CAM_AF_PWDN	Camera Autofocus Power-down - to pin 85 of Camera Expansion connector (J22)	Output
P14	CHG_BD_PRSNT_L	Type C Interrupt – to pin 10 of Charger Control header (J27)	Output
P15	BRIDGE_EN	Bridge Enable - to pin 18 of Display Expansion connector (J23)	
P16	NVSR_INT	Nvidia Sensor Interrupt - to pin 98 of Display Expansion connector (J23)	Input
P17	BRIDGE_IRQ	_IRQ Bridge Interrupt - to pin 20 of Display Expansion connector (J23)	

Note: In the Direction column, Output is from GPIO expander. Input is to GPIO expander. Bidir is for Bidirectional signals.



Figure 17. GPIO Expander (3.3V)




Table 26. 3.3V GPIO Expansion Signal Descriptions


Expander GPIO #	Carrier Board Signal Name	Usage/Description	
P00	W_DISABLE1_L	Wi-Fi Disable 1 - to pin 56 of M.2 Key E connector (J18)	Output
P01	EN_VDD_TS_1V8_PMIC	Touchscreen 1.8V supply enable – to ON pin of 1.8V load switch supplying VDD_TS_1V8 to Display Expansion connector (J23) on carrier board.	Output
P02	EN_VDD_TS_HV_PMIC	Touchscreen 3.3V supply enable – to ON pin of 3.3V load switch supplying AVDD_TS_DIS to Display Expansion connector (J23) on carrier board.	
P03	EN_VDD_DISP	Display 3.3V supply enable – to ON pin of load switch supplying VDD_DIS_3V3_LCD to Display Expansion connector (J23) on carrier board.	Output
P04	PS_VDD_FAN_DISABLE	Fan disable – Enables/Disables PWM going to fan header (J15)	Output
P05	MDM_EN	Modem Enable – Not assigned (goes to unstuffed R526)	
P06	MDM_RST_L	Modem Reset – Not assigned (goes to unstuffed R527)	
P07	No connect	Not available for use	
P10	M2_E_ALERT_R_L	M2 Key E alert – from pin 62 of M.2 connector (J18)	Input
P11	VDD_LCD_1V8_EN	LCD 1.8V supply enable – to ON pin of load switch supplying VDD_LCD_1V8_DIS to Display Expansion connector (J23) on carrier board.	Output
P12	DIS_VDD_1V2_EN	LCD 1.2V supply enable – to chip enable of LDO supplying VDD_1V2 to Display Expansion connector (J23) on carrier board.	Output
P13	5V0_HDMI_EN	HDMI 5V Enable – to enable of load switch supplying VDD_5V0_HDMI_CON on carrier board.	
P14	No connect	Not available for use	
P15	CAM_AVDD_CAM_EN	Camera analog supply enable – to enable of 2.8V LDO supplying AVDD_CAM to Camera Expansion connector (J22) on carrier board.	
P16	GPIO_EXP_P16_3V3	GPIO expander P16 – connects to Expansion Header (J21) pin 22.	Bidir
P17	GPIO_EXP_P17_3V3	GPIO expander P17 – connects to Expansion Header (J21) pin 15.	Bidir

Note: In the Direction column, Output is from GPIO expander. Input is to GPIO expander. Bidir is for Bidirectional signals.



5.0 INTERFACE POWER

Figure 18. Interface Connector Power Diagram





The tables below show the allocation of supplies to the connectors on the Jetson carrier board and current capabilities.

Table 27 Interface Power Supply Allocation

Power Rails	Usage	(V)	Power Supply or Gate	Source	Enable
VDD_IN/VDD_MUX	Main power input from DC Adapter	5.5-	FETs	DC Adapter	
		19.6			
VDD_5V0_IO_SYS	Main 5V supply	5.0	TPS53015	VDD_MUX	CARRIER_PWR_ON
VDD_3V3_SYS	Main 3.3V supply	3.3	TPS53015	VDD_MUX	3V3_SYS_BUCK_EN
VDD_1V8	Main 1.8V supply	1.8	APW8805	VDD_5V0_IO_SYS	1V8_IO_VREG_EN (VDD 3V3 SYS PG)
VDD_3V3_SLP	3.3V rail, off in Sleep (various)	3.3	FETs	VDD_3V3_SYS	SOC_PWR_REQ
VDD_5V0_IO_SLP	5V rail, off in Sleep (SATA/FAN)	5.0	FETs	VDD_5V0_IO_SYS	SOC_PWR_REQ
VDD_12V_SLP	12V rail, off in Sleep (PCIe x4 & SATA)	12.0	LM3481MMX Boost	VDD_5V0_IO_SYS	VDD_3V3_SLP
VDD_VBUS_CON	5V VBUS for USB 2.0 Type AB conn.	5.0	APL3511CBI Load Switch	VDD_5V0_IO_SYS	USB_VBUS_EN0
USB_VBUS	5V VBUS for USB 3.0 Type A conn.	5.0	RT9715 Load Switch	VDD_5V0_IO_SYS	USB_VBUS_EN1
SD_CARD_SW_PWR	SD Card power rail	3.3	APL3511DBI Load Switch	VDD_3V3_SYS	SDCARD_VDD_EN
VDD_5V0_HDMI_CON	5V rail for HDMI connector		RT9728 Load Switch	VDD_5V0_IO_SYS	5V0_HDMI_EN (GPIO Expander U32, P14)
VDD_TS_1V8	1.8V rail for touch screen		TPS22915 Load Switch	VDD_1V8	EN_VDD_TS_1V8_PMIC (GPIO Expander U32, P01)
AVDD_TS_DIS	High voltage rail for touch screen	3.3	TPS22915 Load Switch	VDD_3V3_SLP	EN_VDD_TS_HV_PMIC (GPIO Expander U32, P02)
VDD_LCD_1V8_DIS	1.8V rail for panel		TPS22915 Load Switch	VDD_1V8	VDD_LCD_1V8_EN (GPIO Expander U32, P11)
VDD_DIS_3V3_LCD	High voltage rail for panel		TPS22915 Load Switch	VDD_3V3_SYS	EN_VDD_DISP (GPIO Expander U32, P03)
VDD_1V2	Generic 1.2V display rail	1.2	TLV73312 LDO	VDD_1V8	DIS_VDD_1V2_EN (GPIO Expander U32, P12)
VDD_SYS_BL	Rail to LCD backlight driver	Device Dep.	Stuffing option Resistors	VDD_MUX VDD_5V0_IO_SYS	Na
DVDD_CAM_IO_1V8	1.8V rail for camera I/O	1.8	TPS22915 Load Switch	VDD_1V8	CAM_VDD_1V8_EN (GPIO Expander U31, P11)
AVDD_CAM	High voltage rail for cameras	2.8	APL5932	VDD_3V3_SLP	CAM_AVDD_CAM_EN (GPIO Expander U32, P15)
DVDD_CAM_IO_1V2	1.2V rail for camera I/O	1.2	TLV73312	VDD_1V8	CAM_VDD_1V2_EN (GPIO Expander U31, P12)

Table 28 Interface Supply Current Capabilities

Power Rails	Usage	(V)	Max Current (mA)
VDD_IN/VDD_MUX	Main power input from DC Adapter	5.5-	~4000
		19.6	
VDD_5V0_IO_SYS	Main 5V supply	5.0	7000
VDD_3V3_SYS	Main 3.3V supply	3.3	7000
VDD_1V8	Main 1.8V supply	1.8	2000
VDD_12V_SLP	12V rail for PCIe x4 & SATA	12.0	2300
DVDD_CAM_IO_1V8	1.8V rail for camera I/O	1.8	1000
AVDD_CAM	High voltage rail for cameras	2.8	1000
DVDD_CAM_IO_1V2	1.2V rail for camera I/O	1.2	200

Notes:

- 1. When operated near the minimum voltage, the power supported by some of the supplies may be reduced.
- 2. The supplied power adapter is rated to 90W.
- 3. The values shown in the "Supported Current" column indicate the total power available on the expansion connectors (not per pin).
- 4. If a given voltage rail cannot provide enough current, a possible solution is for the user to use a regulator from VDD 5V0 IO SYS, VDD 3V3 SYS or VDD 1V8 to generate the desired rail.

Notice

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. NVIDIA Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

Trademarks

NVIDIA, the NVIDIA logo and Tegra are trademarks or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2013–2015 NVIDIA Corporation. All rights reserved.

