# Dual D-type flip-flop Rev. 9 — 10 December 2015

Product data sheet

#### 1. **General description**

The HEF4013B is a dual D-type flip-flop that features independent set-direct input (SD), clear-direct input (CD), clock input (CP) and outputs (Q, Q). Data is accepted when CP is LOW and is transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous CD and SD inputs are independent and override the D or CP inputs. The outputs are buffered for best system performance. The clock input's Schmitt-trigger action makes the circuit highly tolerant of slower clock rise and fall times.

It operates over a recommended V<sub>DD</sub> power supply range of 3 V to 15 V referenced to V<sub>SS</sub> (usually ground). Unused inputs must be connected to V<sub>DD</sub>, V<sub>SS</sub>, or another input.

#### **Features and benefits** 2.

- Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from –40 °C to +125 °C
- Complies with JEDEC standard JESD 13-B

# 3. Applications

- Counters and dividers
- Registers
- Toggle flip-flops

# Ordering information

#### Table 1. **Ordering information**


All types operate from -40 °C to +125 °C


Type number Package							
	Name Description Vers						
HEF4013BT	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1				
HEF4013BTT	TSSOP14	SSOP14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm					



**Dual D-type flip-flop** 

# 5. Functional diagram






**Dual D-type flip-flop** 

# 6. Pinning information

#### 6.1 Pinning



## 6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1Q, 2Q	1, 13	true output
1Q, 2Q	2, 12	complement output
1CP, 2CP	3, 11	clock input (LOW to HIGH edge-triggered)
1CD, 2CD	4, 10	asynchronous clear-direct input (active HIGH)
1D, 2D	5, 9	data input
1SD, 2SD	6, 8	asynchronous set-direct input (active HIGH)
V <sub>SS</sub>	7	ground (0 V)
$V_{DD}$	14	supply voltage

# 7. Functional description

Table 3. Function table[1]

Control			Input	Output		
nSD	nCD	nCP	nD	nQ	nQ	
Н	L	X	X	Н	L	
L	Н	X	X	L	Н	
Н	Н	X	X	Н	Н	
L	L	$\uparrow$	L	L	Н	
L	L	$\uparrow$	Н	Н	L	

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care;  $\uparrow = LOW \text{-to-HIGH clock transition}$ .

# 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V<sub>SS</sub> = 0 V (ground).

Symbol	Parameter	Conditions		Min	Max	Unit
	raiametei	Conditions		IAIIII	IVIAA	Offic
$V_{DD}$	supply voltage			-0.5	+18	V
$I_{IK}$	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$		-	±10	mA
VI	input voltage			-0.5	V <sub>DD</sub> + 0.5	V
I <sub>OK</sub>	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{DD} + 0.5 \text{ V}$		-	±10	mA
I <sub>I/O</sub>	input/output current			-	±10	mA
$I_{DD}$	supply current			-	50	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
T <sub>amb</sub>	ambient temperature			-40	+125	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$				
		SO14	[1]	-	500	mW
		TSSOP14	[2]	-	500	mW
Р	power dissipation	per output		-	100	mW

<sup>[1]</sup> For SO14 packages: above  $T_{amb}$  = 70 °C,  $P_{tot}$  derates linearly with 8 mW/K.

## 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		3	15	V
VI	input voltage		0	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>DD</sub> = 5 V	-	3.75	μs/V
		V <sub>DD</sub> = 10 V	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	0.08	μs/V

<sup>[2]</sup> For TSSOP14 packages: above  $T_{amb}$  = 60 °C,  $P_{tot}$  derates linearly with 5.5 mW/K.

NXP Semiconductors HEF4013B

Dual D-type flip-flop

# 10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0$  V;  $V_I = V_{SS}$  or  $V_{DD}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> =	–40 °C	T <sub>amb</sub> = +25 °C		T <sub>amb</sub> = +85 °C		T <sub>amb</sub> = +125 °C		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	I <sub>O</sub>   < 1 μA	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V
	input voltage		10 V	7.0	-	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
V <sub>IL</sub>	LOW-level	$ I_{O}  < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
	input voltage		10 V	-	3.0	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V
V <sub>OH</sub>	HIGH-level	$ I_{O}  < 1 \mu A$	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V
	output voltage		10 V	9.95	-	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V
V <sub>OL</sub>	LOW-level	$ I_{O}  < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
	output voltage	put voltage	10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
I <sub>OH</sub>	HIGH-level output current	V <sub>O</sub> = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	-	-1.1	mA
		V <sub>O</sub> = 4.6 V	5 V	-	-0.64	-	-0.5	-	-0.36	-	-0.36	mA
		V <sub>O</sub> = 9.5 V	10 V	-	-1.6	-	-1.3	-	-0.9	-	-0.9	mA
		V <sub>O</sub> = 13.5 V	15 V	-	-4.2	-	-3.4	-	-2.4	-	-2.4	mA
I <sub>OL</sub>	LOW-level	V <sub>O</sub> = 0.4 V	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mA
	output current	V <sub>O</sub> = 0.5 V	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mA
		V <sub>O</sub> = 1.5 V	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mA
I <sub>I</sub>	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μΑ
I <sub>DD</sub>	supply current	all valid input	5 V	-	1.0	-	1.0	-	30	-	30	μΑ
		combinations; $ I_O  = 0 \text{ A}$	10 V	-	2.0	-	2.0	-	60	-	60	μΑ
			15 V	-	4.0	-	4.0	-	120	-	120	μΑ
C <sub>I</sub>	input capacitance		-	-	-	-	7.5	-	-	-	-	pF

NXP Semiconductors HEF4013B

# **Dual D-type flip-flop**

# 11. Dynamic characteristics

Table 7. Dynamic characteristics

 $T_{amb} = 25$  °C; unless otherwise specified. For test circuit see <u>Figure 6</u>.

Symbol	Parameter	Conditions	$V_{DD}$		Extrapolation formula	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW	nCP to nQ, $n\overline{Q}$ ;	5 V	[1]	83 + 0.55 × C <sub>L</sub>	-	110	220	ns
	propagation delay	see Figure 4	10 V		34 + 0.23 × C <sub>L</sub>	-	45	90	ns
			15 V		22 + 0.16 × C <sub>L</sub>	-	30	60	ns
		nSD to nQ	5 V	[1]	73 + 0.55 × C <sub>L</sub>	-	100	200	ns
			10 V		29 + 0.23 × C <sub>L</sub>	-	40	80	ns
			15 V		22 + 0.16 × C <sub>L</sub>	-	30	60	ns
		nCD to nQ	5 V	[1]	73 + 0.55 × C <sub>L</sub>	-	100	200	ns
			10 V		29 + 0.23 × C <sub>L</sub>	-	40	80	ns
			15 V		22 + 0.16 × C <sub>L</sub>	-	30	60	ns
t <sub>PLH</sub>	LOW to HIGH	nCP to nQ, $n\overline{Q}$ ;	5 V	[1]	68 + 0.55 × C <sub>L</sub>	-	95	190	ns
	propagation delay	see Figure 4	10 V		29 + 0.23 × C <sub>L</sub>	-	40	80	ns
			15 V		22 + 0.16 × C <sub>L</sub>	-	30	60	ns
		nSD to nQ	5 V	[1]	48 + 0.55 × C <sub>L</sub>	-	75	150	ns
			10 V		24 + 0.23 × C <sub>L</sub>	-	35	70	ns
			15 V		17 + 0.16 × C <sub>L</sub>	-	25	50	ns
		nCD to nQ	5 V	[1]	33 + 0.55 × C <sub>L</sub>	-	60	120	ns
			10 V		19 + 0.23 × C <sub>L</sub>	-	30	60	ns
			15 V		12 + 0.16 × C <sub>L</sub>	-	20	40	ns
t <sub>t</sub>	transition time	see Figure 4	5 V	[1]	10 + 1.00 × C <sub>L</sub>	-	60	120	ns
			10 V		9 + 0.42 × C <sub>L</sub>	-	30	60	ns
			15 V		6 + 0.28 × C <sub>L</sub>	-	20	40	ns
t <sub>su</sub>	set-up time	nD to nCP;	5 V			40	20	-	ns
		see Figure 4	10 V			25	10	-	ns
			15 V			15	5	-	ns
t <sub>h</sub>	hold time	nD to nCP;	5 V			20	0	-	ns
		see Figure 4	10 V			20	0	-	ns
			15 V			15	0	-	ns
t <sub>W</sub>	pulse width	nCP input LOW;	5 V			60	30	-	ns
		see Figure 4	10 V			30	15	-	ns
			15 V			20	10	-	ns
		nSD input HIGH;	5 V			50	25	-	ns
		see <u>Figure 5</u>	10 V			24	12	-	ns
			15 V			20	10	-	ns
		nCD input HIGH;	5 V			50	25	-	ns
		see <u>Figure 5</u>	10 V			24	12	-	ns
			15 V			20	10	-	ns

 Table 7.
 Dynamic characteristics ...continued

 $T_{amb} = 25$  °C; unless otherwise specified. For test circuit see <u>Figure 6</u>.

Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula	Min	Тур	Max	Unit
t <sub>rec</sub>	recovery time	nSD input;	5 V		+15	-5	-	ns
		see Figure 5	10 V		15	0	-	ns
		15 V	15	0	-	ns		
		nCD input;	5 V		40	25	-	ns
		see Figure 5	10 V		25	10	-	ns
			15 V		25	10	-	ns
f <sub>clk(max)</sub>	maximum clock	see Figure 4	5 V		7	14	-	MHz
frequency	frequency	requency	10 V		14	28	-	MHz
			15 V		20	40	-	MHz


<sup>[1]</sup> Typical values of the propagation delays and output transition times can be calculated with the extrapolation formulas. C<sub>L</sub> is given in pF.

#### Table 8. Dynamic power dissipation

 $V_{SS} = 0 \ V; \ t_r = t_f \le 20 \ ns; \ T_{amb} = 25 \ ^{\circ}C.$ 

Symbol	Parameter	$V_{DD}$	Typical formula	Where
$P_D$	dynamic power dissipation	5 V	$P_D = 850 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2 \mu W$	f <sub>i</sub> = input frequency in MHz;
		10 V	$P_D = 3600 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2 \mu W$	fo = output frequency in MHz;
		15 V	$P_D = 9000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2 \mu W$	$C_L$ = output load capacitance in pF;
				$\Sigma(f_o \times C_L)$ = sum of the outputs;
				$V_{DD}$ = supply voltage in V.

#### 12. Waveforms




The shaded areas indicate when the input is permitted to change for predictable output performance.

Logic levels: V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Measurement points are given in Table 9.

Fig 4. Set-up time, hold time, minimum clock pulse width, propagation delays and transition times



Recovery times are shown as positive values but may be specified as negative values.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Measurement points are given in Table 9.

Fig 5. nSD, nCD recovery time and pulse width

Table 9. Measurement points


Supply voltage	Input	Output				
$V_{DD}$	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>		
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>	0.1V <sub>DD</sub>	0.9V <sub>DD</sub>		

HEF4013B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

**Dual D-type flip-flop** 



Test and measurement data is given in Table 10;

Definitions test circuit:

DUT = Device Under Test.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.


Fig 6. Test circuit for measuring switching times

#### Table 10. Test data

Supply voltage	Input	Load	
$V_{DD}$	V <sub>I</sub>	CL	
5 V to 15 V	V <sub>SS</sub> or V <sub>DD</sub>	≤ 20 ns	50 pF

**Dual D-type flip-flop** 

# 13. Application information






Fig 8. Binary ripple up-counter; divide-by-2<sup>n</sup>





Fig 9. Modified ring counter; divide-by-(n + 1)

# 14. Package outline

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT108-1	076E06	MS-012				<del>99-12-27</del> 03-02-19	

Fig 10. Package outline SOT108-1 (SO14)

HEF4013E

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

JEITA	PROJECTION	ISSUE DATE
	T NOOZO TON	
		<del>99-12-27</del> 03-02-18

Fig 11. Package outline SOT402-1 (TSSOP14)

HEF4013B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Dual D-type flip-flop

# 15. Abbreviations

#### Table 11. Abbreviations

Acronym	Description
DUT	Device Under Test

# 16. Revision history

#### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4013B v.9	20151210	Product data sheet	-	HEF4013B v.8
Modifications:	Type number	er HEF4013BP (SOT27-1) ren	moved.	
HEF4013B v.8	20111121	Product data sheet	-	HEF4013B v.7
Modifications:	Legal pages	s updated.		
	<ul> <li>Changes in</li> </ul>	"General description", "Featu	res and benefits" and	"Applications".
HEF4013B v.7	20110913	Product data sheet	-	HEF4013B v.6
HEF4013B v.6	20091027	Product data sheet	-	HEF4013B v.5
HEF4013B v.5	20090619	Product data sheet	-	HEF4013B v.4
HEF4013B v.4	20080515	Product data sheet	-	HEF4013B_CNV v.3
HEF4013B_CNV v.3	19950101	Product specification	-	HEF4013B_CNV v.2
HEF4013B_CNV v.2	19950101	Product specification	-	-

### 17. Legal information

#### 17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

HEF4013B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

NXP Semiconductors HEF4013B

#### **Dual D-type flip-flop**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### **Dual D-type flip-flop**

## 19. Contents

1	General description
2	Features and benefits
3	Applications
4	Ordering information 1
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics 6
12	Waveforms
13	Application information 10
14	Package outline
15	Abbreviations
16	Revision history
17	Legal information 14
17.1	Data sheet status
17.2	Definitions 14
17.3	Disclaimers
17.4	Trademarks15
18	Contact information 15
10	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.