

# UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

## **REVISION HISTORY**

REVISION	DESCRIPTION	DATE
Rev. 0.9	Original.	Apr. 26,2001
Rev. 1.0	Revised	May. 14,2001
	- The test condition of I <sub>CC1</sub> and I <sub>CC2</sub>	
	- Symbols CE#,OE# and WE# ⇒ CE, OE and WE	
	- The ordering information of package ,STSOP-1 is revised as STSOP.	
Rev. 1.1	Revised - Improve I <sub>DR</sub> from 20μA to 10μA (LL-version , max.) - Package outline dimension	May 14,2002
Rev. 1.2	<ul> <li>Revised</li> <li>Add Standby Current I<sub>SB1</sub>=20μA for special requirement (LL-version, max.)</li> <li>Ordering information in Standby Current column (maximum typical)</li> <li>Standby Current in FEATURES section Rev.1.1: 3mA (typical) normal Rev.1.2: 0.3mA (typical) normal</li> <li>Cycle time condition of I<sub>CC2</sub> in DC electrical characteristics Rev.1.1: Tcycle=1ms Rev. 1.2: Tcycle=1μs</li> <li>Waveforms</li> <li>Add under/overshoot range of V<sub>IL</sub> &amp; V<sub>IH</sub></li> </ul>	May 20,2002
Rev. 1.3	Add order information for lead free product	May 15,2003

1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C. TEL: 886-3-5777882 FAX: 886-3-5777919



## UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.3

#### **FEATURES**

Access time: 35/70ns (max.)
 Low power consumption:
 Operating: 40/30 mA (typical.)
 Standby: 0.3mA (typical) normal

2uA (typical) L-version 1uA (typical) LL-version

■ Single 5V power supply


All inputs and outputs are TTL compatible

Fully static operationThree state outputs

 Data retention voltage: 2V (min.)
 Package: 28-pin 600 mil PDIP 28-pin 330 mil SOP

28-pin 8mmx13.4mm STSOP

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN DESCRIPTION**

SYMBOL	DESCRIPTION
A0 - A14	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
CE	Chip Enable Input
WE	Write Enable Input
ŌĒ	Output Enable Input
$V_{CC}$	Power Supply
$V_{SS}$	Ground


#### **GENERAL DESCRIPTION**

The UT62256C is a 262,144-bit low power CMOS static random access memory organized as 32,768 words by 8 bits. It is fabricated using high performance, high reliability CMOS technology.

The UT62256C is designed for high-speed and low power application. It is particularly well suited for battery back-up nonvolatile memory application.

The UT62256C operates from a single 5V power supply and all inputs and outputs are fully TTL compatible

#### **PIN CONFIGURATION**



UTRON TECHNOLOGY INC.

P80027

1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.



## UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.3

## **ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to V <sub>SS</sub>	$V_{TERM}$	-0.5 to +7.0	V
Operating Temperature	T <sub>A</sub>	0 to +70	
Storage Temperature	T <sub>STG</sub>	-65 to +150	
Power Dissipation	$P_{D}$	1	W
DC Output Current	I <sub>OUT</sub>	50	mA
Soldering Temperature (under 10 sec)	Tsolder	260	

<sup>\*</sup>Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

#### **TRUTH TABLE**

MODE	CE	OE	WE	I/O OPERATION	SUPPLY CURRENT
Standby	Н	X	X	High - Z	I <sub>SB</sub> , I <sub>SB1</sub>
Output Disable	L	Н	Н	High - Z	I <sub>CC</sub> , I <sub>CC1</sub> , I <sub>CC2</sub>
Read	L	L	Н	D <sub>OUT</sub>	I <sub>CC</sub> , I <sub>CC1</sub> , I <sub>CC2</sub>
Write	L	Х	L	D <sub>IN</sub>	I <sub>CC</sub> , I <sub>CC1</sub> , I <sub>CC2</sub>

Note: H = V<sub>IH</sub>, L=V<sub>IL</sub>, X = Don't care.

## **DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , $T_A = 0$ to 70

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Input High Voltage	V <sub>IH</sub> *1			2.2	-	V <sub>CC</sub> +0.5	V
Input Low Voltage	V <sub>IL</sub> *2			- 0.5	-	0.8	V
Input Leakage Current	ILI	$V_{SS}$ $V_{IN}$ $V_{CC}$		- 1	-	1	μA
Output Leakage	I <sub>LO</sub>	V <sub>SS</sub> V <sub>I/O</sub> V <sub>CC</sub>		- 1	-	1	μA
Current		$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH}$					
		or $\overline{WE} = V_{IL}$					
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = - 1mA		2.4	-	-	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4mA		-	-	0.4	V
Operating Power	I <sub>cc</sub>	CE = V <sub>IL</sub> ,	- 35	-	40	50	mA
Supply Current		$I_{I/O} = 0$ mA ,Cycle=Min.	- 70	-	30	40	mA
	I <sub>CC1</sub>	$\overline{CE} = 0.2V; I_{I/O} = 0mA$		-	-	20	mA
		other pins at 0.2V or	=500ns				
	I <sub>CC2</sub>	V <sub>CC</sub> -0.2V	Tcycle	-	-	10	mA
			=1µs				
Standby Power	I <sub>SB</sub>	CE =V <sub>IH</sub>	normal	-	1	10	mA
Supply Current	I <sub>SB1</sub>	CE V <sub>CC</sub> -0.2V			0.3	5	mA
	I <sub>SB</sub>	CE =V <sub>IH</sub>	-L/-LL	-	-	3	mA
	I <sub>SB1</sub>	CE V <sub>CC</sub> -0.2V	-L	-	2	100	μA
			-LL	-	1	50	μA
						20*4	

#### Notes:

- 1. Overshoot: Vcc+2.0v for pulse width less than 10ns.
- 2. Undershoot: Vss-2.0v for pulse width less than 10ns.
- 3. Overshoot and Undershoot are sampled, not 100% tested.
- 4. I<sub>SB1</sub>=20µA for special requirement.

UTRON TECHNOLOGY INC. P80027



**CAPACITANCE** (T<sub>A</sub>=25 , f=1.0MHz)

# UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	8	pF
Input/Output Capacitance	C <sub>I/O</sub>	-	10	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

#### **AC TEST CONDITIONS**

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 100 pF, I_{OH}/I_{OL} = -1 mA/4 mA$

# AC ELECTRICAL CHARACTERISTICS $(V_{CC} = 5V \pm 10\%, T_A = 0$ to 70 )

## (1) READ CYCLE

PARAMETER	SYMBOL	UT622	256C-35	UT622	256C-70	UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t <sub>RC</sub>	35	-	70	-	ns
Address Access Time	taa	-	35	-	70	ns
Chip Enable Access Time	tACE	-	35	-	70	ns
Output Enable Access Time	toe	-	25	-	35	ns
Chip Enable to Output in Low Z	tc∟z*	10	-	10	-	ns
Output Enable to Output in Low Z	tolz*	5	-	5	-	ns
Chip Disable to Output in High Z	t <sub>CHZ*</sub>	-	25	-	35	ns
Output Disable to Output in High Z		-	25	-	35	ns
Output Hold from Address Change	tон	5	-	5	-	ns

#### (2) WRITE CYCLE

PARAMETER	SYMBOL	UT622	256C-35	UT622	256C-70	UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	twc	35	-	70	-	ns
Address Valid to End of Write	taw	30	-	60	-	ns
Chip Enable to End of Write	tcw	30	-	60	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Write Pulse Width	twp	25	-	50	-	ns
Write Recovery Time	twr	0	-	0	-	ns
Data to Write Time Overlap	tow	20	-	30	-	ns
Data Hold from End of Write Time	tон	0	-	0	-	ns
Output Active from End of Write	tow∗	5	-	5	-	ns
Write to Output in High Z	twnz*	-	15	-	25	ns

3

UTRON TECHNOLOGY INC.

P80027

1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C. TEL: 886-3-5777882 FAX: 886-3-5777919


<sup>\*</sup>These parameters are guaranteed by device characterization, but not production tested.

UT62256C 32K X 8 BIT LOW POWER CMOS SRAM


#### Rev. 1.3

#### **TIMING WAVEFORMS**

#### READ CYCLE 1 (Address Controlled) (1,2)




## READ CYCLE 2 ( TE and OE Controlled) (1,3,4,5)




#### Notes:

- 1. WE is high for read cycle.
- 2. Device is continuously selected  $\overline{OE}$  =low,  $\overline{CE}$  =low.
- 3.Address must be valid prior to or coincident with  $\overline{\text{CE}}$  =low,; otherwise  $t_{AA}$  is the limiting parameter.
- $4.t_{\text{CLZ}},\,t_{\text{OLZ}},\,t_{\text{CHZ}}$  and  $t_{\text{OHZ}}$  are specified with CL=5pF. Transition is measured  $\pm 500$ mV from steady state.
- $5. At any given temperature and voltage condition, t_{\text{CHZ}} is less than t_{\text{CLZ}}, t_{\text{OHZ}} is less than t_{\text{CLZ}}, t$




# UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

## WRITE CYCLE 1 (WE Controlled) (1,2,3,5,6)



## WRITE CYCLE 2 ( CE Controlled) (1,2,5,6)





# UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

#### Rev. 1.3

#### Notes:

- 1. WE, CE must be high during all address transitions.
- 2.A write occurs during the overlap of a low  $\overline{CE}$ , low  $\overline{WE}$ .
- 3. During a WE controlled write cycle with OE low, twp must be greater than twnz+tow to allow the drivers to turn off and data to be placed on the bus.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after WE low transition, the outputs remain in a high impedance state.
- $6.t_{OW}$  and  $t_{WHZ}$  are specified with  $C_L$  = 5pF. Transition is measured  $\pm 500$ mV from steady state.


## **DATA RETENTION CHARACTERISTICS** $(T_A = 0)$ to 70

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	V <sub>DR</sub>	CE Vcc-0.2V		2.0	-	5.5	V
Data Retention Current	I <sub>DR</sub>	Vcc=3V	- L	-	1	50	μA
		CE Vcc-0.2V	- LL	-	0.5	10	μA
Chip Disable to Data	tcdr	See Data Retention		0	-	-	ns
Retention Time		Waveforms (below)					
Recovery Time	t <sub>R</sub>			t <sub>RC*</sub>	-	-	ns

 $t_{\text{RC}^*} = \text{Read Cycle Time}$ 

## **DATA RETENTION WAVEFORM**

Low Vcc Data Retention Waveform (1) ( CE controlled)




UTRON TECHNOLOGY INC. P80027

UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

## PACKAGE OUTLINE DIMENSION

## 28 pin 600 mil PDIP Package Outline Dimension



SYMBOL	INCH(BASE)	MM(REF)
A1	0.010(MIN)	0.254(MIN)
A2	0.150±0.001	3.810±0.254
В	0.018±0.005	0.457±0.127
С	0.010±0.004	0.254±0.102
D	1.460±0.005	37.084±0.127
Е	0.600±0.010	15.240±0.254
е	0.100 (TYP)	2.540(TYP)
eB	0.640±0.03	16.256±0.762
L	0.130±0.010	3.302±0.254
	0°~15°	0°~15°




UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

 $\frac{1}{4}\theta$ 

#### Rev. 1.3


## 28 pin 330 mil SOP Package Outline Dimension



UNIT	INCH(BASE)	MM(REF)
A	0.112 (MAX)	2.845 (MAX)
A1	0.004(MIN)	0.102(MIN)
A2	0.098±0.005	2.489±0.127
b	0.016 (TYP)	0.406(TYP)
С	0.010 (TYP)	0.254(TYP)
D	0.713±0.005	18.110±0.127
E	0.331±0.005	8.407±0.127
E1	0.465±0.012	11.811±0.305
е	0.050 (TYP)	1.270(TYP)
L	0.0404±0.008	1.0255±0.203
L1	0.067±0.008	1.702 ±0.203
S	0.047 (MAX)	1.194 (MAX)
У	0.003(MAX)	0.076(MAX)
	0° 10°	0° 10°

# UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

## 28 pin 8x13.4mm STSOP Package Outline Dimension



UNIT SYMBOL	INCH(BASE)	MM(REF)
Α	0.047 (MAX)	1.20 (MAX)
A1	0.004 ±0.002	0.10 ±0.05
A2	0.039 ±0.002	1.00 ±0.05
D	0.465 ±0.004	11.800 ±0.100
E	0.315 ±0.004	8.000 ±0.100
е	0.022 (TYP)	0.55 (TYP)
HD	0.528 ±0.008	13.40 ±0.20.
L1	0.0315 ±0.004	0.80 ±0.10
у	0.003 (MAX)	0.076 (MAX)
	0° 5°	0° 5°



# UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

## **ORDERING INFORMATION**

PART NO.	ACCESS TIME	STANDBY CURRENT	PACKAGE
	(ns)	(μA) typ.	
UT62256CPC-70	70	0.3mA	28PIN PDIP
UT62256CPC-70L	70	2 <sub>µ</sub> A	28PIN PDIP
UT62256CPC-70LL	70	1µA	28PIN PDIP
UT62256CSC-35	35	0.3mA	28PIN SOP
UT62256CSC-35L	35	2 <sub>µ</sub> A	28PIN SOP
UT62256CSC-35LL	35	1µA	28PIN SOP
UT62256CSC-70	70	0.3mA	28PIN SOP
UT62256CSC-70L	70	2 <sub>µ</sub> A	28PIN SOP
UT62256CSC-70LL	70	1µA	28PIN SOP
UT62256CLS-35	35	0.3mA	28PIN STSOP
UT62256CLS-35L	35	2 <sub>µ</sub> A	28PIN STSOP
UT62256CLS-35LL	35	1µA	28PIN STSOP
UT62256CLS-70	70	0.3mA	28PIN STSOP
UT62256CLS-70L	70	2µA	28PIN STSOP
UT62256CLS-70LL	70	1µA	28PIN STSOP

## **ORDERING INFORMATION (for lead free product)**

PART NO.	ACCESS TIME	STANDBY CURRENT	PACKAGE
	(ns)	(μA) typ.	
UT62256CPCL-70	70	0.3mA	28PIN PDIP
UT62256CPCL-70L	70	2µA	28PIN PDIP
UT62256CPCL-70LL	70	1µA	28PIN PDIP
UT62256CSCL-35	35	0.3mA	28PIN SOP
UT62256CSCL-35L	35	2 <sub>µ</sub> A	28PIN SOP
UT62256CSCL-35LL	35	1µA	28PIN SOP
UT62256CSCL-70	70	0.3mA	28PIN SOP
UT62256CSCL-70L	70	2 <sub>µ</sub> A	28PIN SOP
UT62256CSCL-70LL	70	1µA	28PIN SOP
UT62256CLSL-35	35	0.3mA	28PIN STSOP
UT62256CLSL-35L	35	2µA	28PIN STSOP
UT62256CLSL-35LL	35	1µA	28PIN STSOP
UT62256CLSL-70	70	0.3mA	28PIN STSOP
UT62256CLSL-70L	70	2 <sub>µ</sub> A	28PIN STSOP
UT62256CLSL-70LL	70	1 <sub>µ</sub> A	28PIN STSOP

UTRON TECHNOLOGY INC.

P80027

1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C. TEL: 886-3-5777882 FAX: 886-3-5777919



# UT62256C 32K X 8 BIT LOW POWER CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.