Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add to LiteX ecosystem? #6

Open
mithro opened this issue Jan 14, 2020 · 3 comments
Open

Add to LiteX ecosystem? #6

mithro opened this issue Jan 14, 2020 · 3 comments

Comments

@mithro
Copy link
Contributor

mithro commented Jan 14, 2020

RSD looks like it would be a super interesting addition CPU core option for the LiteX Ecosystem. LiteX already supports multiple different RISC-V cores (see https://github.com/enjoy-digital/litex/wiki/Soft-CPU for the list);

It would be awesome to see RSD in the LiteX system. It would let us very easily compare the resource usage of RSD to Black-Parrot, to Rocket, and VexRISCV in a fair environment.

LiteX-BuildEnv is my environment which uses LiteX to create images for many different FPGA boards. It supports Zephyr, Linux, Micropython and bare metal firmware.

You can find a diagram of this below;
image

There is also a Linux on LiteX VexRISCV repository which would be cool to port to use RSD as an alternative option.

You can find the existing CPUs at https://github.com/enjoy-digital/litex/tree/master/litex/soc/cores/cpu
Rocket is probably the closest configuration which can be found at https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/cpu/rocket/core.py

@shioyadan
Copy link
Member

Thank you for your attractive suggestions. The LiteX ecosystem looks very good for usability, evaluation and maintenance for RSD. I'm not sure about the LiteX ecosystem, so I'd like to read the document and source code first, and then comment again.

@mithro
Copy link
Contributor Author

mithro commented Jan 14, 2020

@shioyadan - I'm happy to provide advice and answer questions. The #litex IRC channel on irc.freenode.net is also a very useful resource.

As actual performance is a lot more complicated than DMIPS/Mhz once you start taking into account things like memory subsystems and memory buses. I think the performance of your superscalar processor will be more interesting once those things are taken into account.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants