-
Notifications
You must be signed in to change notification settings - Fork 206
/
shift.rs
125 lines (110 loc) · 3.15 KB
/
shift.rs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
use crate::int::{DInt, HInt, Int, MinInt};
trait Ashl: DInt {
/// Returns `a << b`, requires `b < Self::BITS`
fn ashl(self, shl: u32) -> Self {
let n_h = Self::H::BITS;
if shl & n_h != 0 {
// we only need `self.lo()` because `self.hi()` will be shifted out entirely
self.lo().wrapping_shl(shl - n_h).widen_hi()
} else if shl == 0 {
self
} else {
Self::from_lo_hi(
self.lo().wrapping_shl(shl),
self.lo().logical_shr(n_h.wrapping_sub(shl)) | self.hi().wrapping_shl(shl),
)
}
}
}
impl Ashl for u32 {}
impl Ashl for u64 {}
impl Ashl for u128 {}
trait Ashr: DInt {
/// Returns arithmetic `a >> b`, requires `b < Self::BITS`
fn ashr(self, shr: u32) -> Self {
let n_h = Self::H::BITS;
if shr & n_h != 0 {
Self::from_lo_hi(
self.hi().wrapping_shr(shr - n_h),
// smear the sign bit
self.hi().wrapping_shr(n_h - 1),
)
} else if shr == 0 {
self
} else {
Self::from_lo_hi(
self.lo().logical_shr(shr) | self.hi().wrapping_shl(n_h.wrapping_sub(shr)),
self.hi().wrapping_shr(shr),
)
}
}
}
impl Ashr for i32 {}
impl Ashr for i64 {}
impl Ashr for i128 {}
trait Lshr: DInt {
/// Returns logical `a >> b`, requires `b < Self::BITS`
fn lshr(self, shr: u32) -> Self {
let n_h = Self::H::BITS;
if shr & n_h != 0 {
self.hi().logical_shr(shr - n_h).zero_widen()
} else if shr == 0 {
self
} else {
Self::from_lo_hi(
self.lo().logical_shr(shr) | self.hi().wrapping_shl(n_h.wrapping_sub(shr)),
self.hi().logical_shr(shr),
)
}
}
}
impl Lshr for u32 {}
impl Lshr for u64 {}
impl Lshr for u128 {}
intrinsics! {
#[avr_skip]
#[maybe_use_optimized_c_shim]
pub extern "C" fn __ashlsi3(a: u32, b: u32) -> u32 {
a.ashl(b)
}
#[avr_skip]
#[maybe_use_optimized_c_shim]
#[arm_aeabi_alias = __aeabi_llsl]
pub extern "C" fn __ashldi3(a: u64, b: core::ffi::c_uint) -> u64 {
a.ashl(b as u32)
}
#[avr_skip]
pub extern "C" fn __ashlti3(a: u128, b: u32) -> u128 {
a.ashl(b)
}
#[avr_skip]
#[maybe_use_optimized_c_shim]
pub extern "C" fn __ashrsi3(a: i32, b: u32) -> i32 {
a.ashr(b)
}
#[avr_skip]
#[maybe_use_optimized_c_shim]
#[arm_aeabi_alias = __aeabi_lasr]
pub extern "C" fn __ashrdi3(a: i64, b: core::ffi::c_uint) -> i64 {
a.ashr(b as u32)
}
#[avr_skip]
pub extern "C" fn __ashrti3(a: i128, b: u32) -> i128 {
a.ashr(b)
}
#[avr_skip]
#[maybe_use_optimized_c_shim]
pub extern "C" fn __lshrsi3(a: u32, b: u32) -> u32 {
a.lshr(b)
}
#[avr_skip]
#[maybe_use_optimized_c_shim]
#[arm_aeabi_alias = __aeabi_llsr]
pub extern "C" fn __lshrdi3(a: u64, b: core::ffi::c_uint) -> u64 {
a.lshr(b as u32)
}
#[avr_skip]
pub extern "C" fn __lshrti3(a: u128, b: u32) -> u128 {
a.lshr(b)
}
}