






şafak bilici


Diyot




→



diyodun illetime
geçirebilmesi için
Kısa devre gibi davranır






reverse bias
arınma bölgesi büyük
diyot illetime geçmez




Gereklilik:

$$I_d = I_r [exp(qV_d/nkT) - 1]$$

↳ diyot akımı → silindir akımı
 $n = 1, 2$



Diyotların DC Analizi




(a) Forward biased

$$1.5V - V_D - V_{out} = 0$$

$$V_{out} = 1.5V - V_D$$


$$V_D = 0.7V$$

$$V_{out} = 1.5V - 0.7V \\ = 0.8V$$



(b) reverse biased

$$V_{out} = 0$$




$$1V - V_R - V_D = 0$$

$$V_R = 1V - V_D$$

$$I_D \cdot R_{TH} = 1V - V_D \quad \text{→ doğru denklemi}$$





$$I_D = \frac{1V - V_D}{R_{TH}} = -\frac{V_D}{R_{TH}} + \frac{1V}{R_{TH}}$$




$$V_D \approx 0.7V$$

$$I_D \approx 0.3mA$$



Pargalı Doğru Varsayımlı Analizi



Örnek:



$$R_0 = \frac{1}{\text{slope}} = 20\Omega$$



$$V_{out} = ?$$


- $I_1 = -50mA \rightarrow$ diyon kapali
- $I_2 = 0mA \rightarrow$ diyon kapali
- $I_3 = 50mA \rightarrow$ diyon aqik

$$V_{out} = \frac{2.8V}{\frac{1}{50 \times 10^{-3}} + 20\Omega} \cdot 1k\Omega$$


$$\approx 2.3V$$

$$\frac{0.3 - V_{out}}{20} + \frac{1.3 - V_{out}}{20} + \frac{2.3 - V_{out}}{20} = \frac{V_{out}}{1000} \rightarrow V_{out} = 1.3V$$




Dogrultucular (Rectification)




Yarım Dalga Dogrultucusu (Half-Wave Rectification)




Tam Dalga Dogrultucusu (Full-Wave Rectification)




Tepe Seçicisi (Peak Detector)





V_{out}





Max değeri görünce sonradan
Vin ters biaslanıyor diot
açık devre olurdu devre açılıyor
V_{out} bundan dolayı değişmiyor








Kırpıcılar (Clippers)



Parallel Clipper





Parallel Clipper





Parallel clipper circuit
'clips' any voltage that
forward bias its diode



①





②





③





④






⑤















⑥



⑦





Clampers



Transistors

- pnp, npn





E = emitter

B = base

C = collector

- The emitter-base junction is forward biased.
- The collector-base junction is reverse biased.



$$V_{CB} > 0$$

Approximations

$$I_C \approx I_E$$

$$V_{BE} = 0.7 \text{ V for silicon}$$

Alpha


Alpha is ratio of I_C to I_E

$$\alpha_{dc} = \frac{I_C}{I_E}, \alpha_{ac} = \frac{\Delta I_C}{\Delta I_E}$$

Ideally: $\alpha = 1$

In reality: $0.9 < \alpha < 0.998$

Transistor Amplification





$$I_E = I_O = \frac{200 \text{ mV}}{20 \Omega} = 10 \text{ mA}$$

$$I_C \approx I_E$$

$$I_C \approx 10 \text{ mA} \rightarrow V_L = I_L \cdot R = 10 \text{ mA} \cdot 5 \text{ k}\Omega = 50 \text{ V}$$

$$\rightarrow \text{Voltage gain } A_V = \frac{V_L}{V_B} = \frac{50 \text{ V}}{200 \text{ mV}} = 250$$

Common-Emitter Configuration



Beta (β)

β represents the amplification factor of a transistor.

$$\text{In DC mode: } \beta_{DC} = \frac{I_C}{I_B}$$

$$\text{In AC mode: } \beta_{AC} = \frac{\Delta I_C}{\Delta I_B} \quad | V_{CE} = \text{constant}$$

Relationship between amplification factors β and α :

$$\alpha = \frac{\beta}{\beta+1}, \quad \beta = \frac{\alpha}{\alpha-1}$$

$$I_C = \beta \cdot I_B$$

$$I_E = (\beta+1) \cdot I_B$$

Power Dissipation

Common Base:

$$P_{Cmax} = V_{CB} I_C$$

Common Emitter:

$$P_{Cmax} = V_{CE} I_C$$


Common Collector:

$$P_{Cmax} = V_{CE} I_E$$


DC Biasing Circuits

- Fixed-bias circuit
- Emitter stabilized bias circuit
- Collector-emitter loop
- Voltage divider bias circuit
- DC bias with voltage feedback

Fixed Bias



The Base-Emitter Loop




From Kirchoff's voltage law:

$$V_{CC} - I_B R_B - V_{BE} = 0$$

Solving for base current:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

Collector-Emitter Loop



Collector current:

$$I_C = \beta I_B$$

From Kirchoff's law:

$$V_{CE} = V_{CC} - I_C R_C$$


Saturation

When the transistor is operating in saturation, current through the transistor is at maximum possible value.

$$I_{C,sat} = \frac{V_{CC}}{R_C}$$

$$V_{CE} \approx 0$$

Emitter-Stabilized Bias Circuit




Adding a resistor (R_E) to the emitter circuit stabilizes the bias circuit.

$$V_{CC} - I_B \cdot R_B - V_{BE} - I_E \cdot R_E = 0$$

$$V_{CC} - I_C \cdot R_C - V_{CE} - I_E \cdot R_E = 0$$

Base Emitter Loop with R_E



From Kirchoff's voltage law:

$$V_{CC} - I_B \cdot R_B - I_E \cdot R_E - V_{BE} = 0$$


Since $I_E = (1 + \beta) \cdot I_B$:

$$V_{CC} - I_B \cdot R_B - (1 + \beta) \cdot I_B \cdot R_E - V_{BE} = 0$$

Solving for I_B :

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta) \cdot R_E}$$

Collector-Emitter Loop with R_E



from Kirchoff's Law:

$$V_{CC} - I_E R_E - I_C R_C - V_{CE} = 0 \rightarrow \text{Saturation Level}$$

Since $I_E \approx I_C$:

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

Also:

$$V_E = I_E R_E$$

$$V_C = V_{CE} + V_E = V_{CC} - I_C R_C$$

$$V_B = V_{CC} - I_R I_B = V_{BE} + V_E$$

$$V_{CE\text{cutoff}} =$$

$$V_{CE} = V_{CC}$$

$$I_C = 0 \text{ mA}$$

\downarrow
base
emitter is
reverse
biased


$$I_{C\text{sat}} =$$

$$V_{CE} = 0 \text{ V}$$

$$I_C = \frac{V_{CC}}{R_C + R_E}$$

\downarrow
base-emitter is
forward biased
collector-emitter
is forward biased

Voltage Divider Bias



Approximate Analysis

Where $I_B \ll I_1$ and $I_1 \approx I_2$:

$$V_B = \frac{R_2 \cdot V_{CC}}{R_1 + R_2}$$

Where $\beta R_E > 10 R_2$:

$$I_E = \frac{V_E}{R_E} \text{ and } V_E = V_B - V_{BE}$$

From Kirchoff's voltage law:

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

$$I_E \approx I_C$$

$$V_{CE} = V_{CC} - I_C \cdot (R_C + R_E)$$

Voltage Divider Bias Analysis

$$I_{C\text{sat}} = I_{C\text{max}} = \frac{V_{CC}}{R_C + R_E}$$

(Transistor saturation level)

$$V_{CE} = V_{CC}$$

$$I_C = 0 \text{ mA}$$

(cutoff)


$$I_C = \frac{V_{CC}}{R_C + R_E}$$

$$V_{CE} = 0 \text{ V}$$

(saturation)

DC Bias with Voltage Feedback

Base-Emitter Loop



From Kirchoff's voltage law:

$$V_{CC} - I'_C R_C - I_B R_B - I_E R_E - V_{BE} = 0$$

Where $I_B \ll I_C$:

$$I'_C = I_C + I_B = I_C$$


Knowing $I_C = \beta I_B$ and $I_E \approx I_C$, the loop equation becomes:

$$V_{CC} - \beta \cdot I_B \cdot R_C - I_B \cdot R_B - V_{BE} - \beta \cdot I_B \cdot R_E = 0$$

Solving for I_B :

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + \beta (R_C + R_E)}$$

Collector-Emitter Loop




Applying Kirchoff's voltage law:

$$V_{CC} - V_{CE} - I_E R_E - I'_C R_C = 0$$

Since $I'_C \approx I_C$ and $I_C = \beta I_B$:



$$V_{CC} - V_{CE} - I_C (R_E + R_C) = 0$$

Transistor Switching Networks




Examples

- (a) find V_{DQ} and I_{DQ}
- (b) find V_R




akim akmaç potansiyel fark yok



$$V_D = 0.7V$$

$$V_R = E - V_D = 8V - 0.7V = 7.3V$$


$$I_D = I_R = \frac{V_R}{R} = \frac{7.3V}{2.2k\Omega} \approx 3.32mA$$



$$V_o = 12V - V_{SG} - V_{Ge} = 12 - 0.7 - 0.3 = 11V$$

$$I_D = I_R = 11V / 5.6k\Omega \approx 1.96mA$$

Determine V_o and I_D



$$\frac{9.3 - V_o}{4.7k\Omega} = \frac{V_o + 5}{2.2k\Omega}$$

$$20.46 - 2.2V_o = 4.7V_o + 23.5$$


$$-3.04 = 6.9V_o$$

$$\underline{\underline{V_o \approx -0.44V}}$$

$$I = \frac{V_o + 5V}{2.2k\Omega} \approx \frac{5V - 0.44}{2.2k\Omega} = 2.072mA$$

$$V_1 = I \cdot R_1 = 2.072mA \cdot 4.7k\Omega \approx 9.74V$$

$$V_2 = I \cdot R_2 = 2.072mA \cdot 2.2k\Omega \approx 4.56V$$



$$I_2 = I_{D2} + I_1$$

$$I_1 = \frac{V_{D2}}{3.3k\Omega} = \frac{0.7V}{3.3k\Omega} = 0.212mA$$

$$I_2 \cdot R_2 = 18.6V \rightarrow I_2 = \frac{18.6V}{5.6k\Omega} = 3.27mA$$





Determine I_1, I_2, I_{D2}

$$I_{D2} = 3.27 - 0.212 = 3.058mA$$

a) Sketch the output V_o and determine the dc level of the output for the network

b) Repeat above since diode is replaced with silicon diode.

c) Repeat a and b if V_m is increased to 200V




c)

$$V_{dc} = -0.818 \cdot V_m = -0.818 \cdot 200V = -16.36V$$

$$V_{dc} = -0.318 \cdot (V_m - 0.7V) = -0.318 \cdot (199.3V) = -63.38V$$

-> v




- Determine the output waveform and calculate the output dc level and required PIV of each node.




$$V_{O^+} \rightarrow \frac{10V}{4k\Omega} \cdot 2k\Omega = V_0 = 5V$$

$$V_{O^-} \rightarrow \frac{10V}{4k\Omega} \cdot 2k\Omega = V_0 = 5V$$

$$V_{dc} = 0.636(5V) = 3.18V$$




- (a) For the Zener diode network below, determine V_L , V_R , I_Z , P_Z
- (b) Repeat part a for $R_L = 8k\Omega$



$$a) V = \frac{R_L \cdot V_E}{R + R_L} = \frac{1.2k\Omega \cdot 16V}{1k\Omega + 1.2k\Omega} = 8.73V$$

Since $8.73V < 10V = V_Z$, the diode is in the "off" state. Substituting the open circuit equivalent is:



$$b) V = \frac{3k\Omega \cdot 16V}{1k\Omega + 3k\Omega} = 12V$$

Since $12V > 10V = V_Z$, the diode is in the "on" state.

$$V_L = V = 10V$$

$$V_R = V_1 - V_L = 16V - 10V = 6V$$

$$I_L = \frac{16V}{3k\Omega} = 3.33mA$$

$$I_R = \frac{6V}{1k\Omega} = 6mA \quad \rightarrow P_Z = 10V \cdot 2.67mA = 26.7mW < 30mW$$

$$I_Z = I_R - I_L = 6mA - 3.33mA = 2.67mA$$


$$V_L = V = 8.73V$$

$$V_R = V_1 - V_L = 16V - 8.73V = 7.27V$$

$$I_Z = 0A$$

$$P_Z = V_Z I_Z = 10V \cdot 0A = 0W$$

- (a) Determine the range of R_L and I_L that will result in V_{RL} being maintained at 10V.
 (b) Determine the maximum W rating of the diode.



$$(a) \quad V = \frac{R_L \cdot 50V}{R + R_L} = \frac{R_L \cdot 50V}{1k\Omega + R_L} = 10V \rightarrow R_L = \frac{10k\Omega}{40V} = 250\Omega$$

$$R_{L\min} = 250\Omega$$

$$V_R = V_1 - V_L = 50V - 10V = 40V$$


$$I_R = \frac{40V}{1k\Omega} = 40mA$$

$$I_{L\min} = I_R - I_{Z\min} = 40mA - 32mA = 8mA$$

$$R_{L\max} = \frac{V_2}{I_{L\min}} = \frac{10V}{8mA} = 125k\Omega$$

$$(b) P_{max} = V_2 \cdot I_{Z\min} = 10V \cdot 32mA = 320mW$$

- Determine the following for the fixed-bias configuration. I_{BQ} , I_{CQ} , V_B , V_C , V_{BC}



$$V_{cc} - I_B R_B - V_{BE} = 0$$

$$12V - I_B \cdot 240k\Omega - 0.7V = 0$$

$$\bullet I_B = \frac{12V - 0.7V}{240k\Omega} = 47.08\mu A$$

$$\bullet I_C = \beta \cdot I_B = 50 \cdot 47.08\mu A = 2.35mA$$

$$V_{cc} - I_C R_C - V_{CE} = 0$$

$$12V - 2.35mA \cdot 2.2k\Omega - V_{CE} = 0$$


$$V_{CE} = 6.83V$$

$$\bullet V_B = V_{BE} = 0.7V$$

$$\bullet V_C = V_{CE} = 6.83V$$

$$\bullet V_{BC} = V_B - V_C = 0.7V - 6.83V = -6.13V$$

- For the emitter bias network. Determine I_B , I_C , V_{CE} , V_C , V_E , V_B , V_{BC}



$$V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$

$$20V - I_B \cdot 480k\Omega - 0.7V - I_E \cdot 1k\Omega = 0 \rightarrow I_E = (\beta + 1) I_B$$

$$20V - I_B \cdot 480k\Omega - 0.7V - (51) \cdot I_B \cdot 1k\Omega = 0$$

$$I_B = \frac{20V - 0.7V}{480k\Omega + 51 \cdot 1k\Omega} = 40.1 \mu A$$

$$I_C = \beta \cdot I_B = 50 \cdot 40.1 \mu A = 2.01 mA$$

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$20V - 2.01mA \cdot 2k\Omega - V_{CE} - 51 \cdot 40.1 \mu A \cdot 1k\Omega = 0$$

$$V_{CE} = 20V - 6.08V = 13.92V$$


$$V_C = V_{CC} - I_C R_C = 15.98V$$

$$V_E = V_C - V_{CE} = 2.01V$$

$$V_B = V_{BE} + V_E = 2.71V$$

$$V_{BC} = V_B - V_C = -13.27V \text{ (reverse-bias as required)}$$

- Determine the dc bias voltage V_{CE} and the current I_C for the voltage divider.



$$R_{Th} = R_1 \parallel R_2$$

$$= \frac{39k\Omega \cdot 39k\Omega}{39k\Omega + 39k\Omega} = 30.55k\Omega \quad \text{acts like } R_B$$

$$E_{Th} = \frac{R_2 \cdot V_{CC}}{R_1 + R_2} = \frac{39k\Omega \cdot 22V}{39k\Omega + 39k\Omega} = 2V$$

$$E_{Th} - I_B \cdot R_{Th} - V_{BE} - I_E \cdot R_E = 0 \rightarrow (1+\beta) \cdot I_B$$

$$I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (1+\beta) \cdot R_E} = \frac{2V - 0.7V}{30.55k\Omega + 141 \cdot 1.5k\Omega} = 6.5 \mu A$$


$$I_C = \beta \cdot I_B = 141 \cdot 6.5 \mu A = 0.85 mA$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E) \rightarrow \text{assume that } I_C \approx I_E$$

$$V_{CE} = 22V - 0.85mA (10k\Omega + 1.5k\Omega)$$

$$V_{CE} = 12.22V$$

- Determine the dc level of I_B and V_C .



$$R_B = R_1 + R_2$$

$$R_B = 91\text{k}\Omega + 110\text{k}\Omega = 201\text{k}\Omega$$

$$V_{CC} - I_B R_B - V_{BE} - I_E R_E \xrightarrow{\beta I_B} = I_C R_C = 0$$

$$\bullet I_B = \frac{V_{CC} - V_{BE}}{R_B + \beta(R_C + R_E)} = 35.5\mu\text{A}$$


$$\bullet I_C = \beta I_B = 2.66\text{mA}$$

$$\bullet V_{CC} - I_C R_C - V_C = 0 \quad \text{for node } N_1$$

$$18\text{V} - 2.66\text{mA} \cdot 30.8\text{k}\Omega - V_C = 0$$

$$V_C = 9.22\text{V}$$

- Determine I_C and V_{CE} , find V_B , V_C , V_E and V_{BC}



$$V_{CC} - I_C R_C - I_B R_B - V_{BE} \xrightarrow{\beta I_B} = 0$$

$$V_{CC} - I_B (\beta R_C + R_B) - V_{BE} = 0$$

$$\bullet I_B = \frac{V_{CC} - V_{BE}}{(\beta R_C + R_B)} = \frac{20 - 0.7}{120.4\text{k}\Omega + 680\text{k}\Omega} = 15.51\mu\text{A}$$

$$\bullet I_C = \beta I_B = 120 \cdot 15.51\mu\text{A} = 1.86\text{mA}$$

$$\bullet V_{CC} - I_C R_C - V_{CE} = 0$$

$$V_{CE} = V_{CC} - I_C R_C = 11.26\text{V}$$


$$\bullet V_B = V_{BE} = 0.7\text{V}$$

$$\bullet V_C = V_{CE} = 11.26\text{V}$$

$$\bullet V_E = 0\text{V}$$

$$\bullet V_{BC} = V_B - V_C = -10.56\text{V}$$

• $I_C = 2\text{mA}$ and $V_{CE} = 10\text{V}$, determine R_1 and R_C



$$\bullet V_E = I_E R_E \approx I_C R_C \\ = 2\text{mA} \cdot 10.2\text{k}\Omega = 20.4\text{V}$$

$$\bullet V_B = V_{BE} + V_E = 0.7\text{V} + 20.4\text{V} = 21.1\text{V}$$

$$V_B = \frac{V_{CC} \cdot R_2}{R_1 + R_2} = \frac{18\text{V} \cdot 18\text{k}\Omega}{18\text{k}\Omega + R_1} = 3.1\text{V} \rightarrow R_1 = 86.82\text{k}\Omega$$

$$\bullet R_C = \frac{V_{RC}}{I_C} = \frac{V_{CC} - V_C}{I_C}$$

$$V_L = V_{CE} + V_E = 10\text{V} + 20.4\text{V} = 30.4\text{V}$$

$$R_C = \frac{18\text{V} - 12.4\text{V}}{2\text{mA}} = 2.8\text{k}\Omega$$

FETs and BJTs

Similarities:

- Amplifiers
- Switching devices
- Impedance matching circuits

Differences:

- FETs are voltage controlled devices. BJTs are current controlled devices.
- FETs have a higher input impedance. BJTs have higher gains.
- FETs are less sensitive to temperature variations and are more easily integrated on ICs.
- FETs are generally more static sensitive than BJTs.



FET Types


JFET: Junction FET

MOSFET: Metal-Oxide-Semiconductor FET

D-MOSFET: Depletion MOSFET

E-MOSFET: Enhancement MOSFET

JFET




There are three basic operating conditions for a JFETs:

- $V_{GS} = 0$, V_{DS} increasing to some positive value.
- $V_{GS} < 0$, V_{DS} at some positive value.
- Voltage-controlled resistor.

if $V_{GS}=0$ and V_{DS} is further increased to a more positive voltage, then the depletion zone gets so large that it pinches off the n-channel.

Saturation




Ohmic region &

- The JFET can be used as a variable resistor, where V_{GS} controls the drain-source resistance r_d . As V_{GS} becomes more negative the resistance r_d increases.


$$r_d = \frac{V_o}{\left| 1 - \frac{V_{GS}}{V_p} \right|}$$

- At the pinch off point:
- Any further increase in V_{GS} does not produce any increase in I_D , V_{GS} at pinchoff is denoted as V_p .
 - I_D is at saturation. Its referred as I_{DSS}
 - The ohmic value of the channel is maximum.



- As V_{GS} becomes more negative:
- V_p (pinch off voltage) becomes lower
 - I_D decreases ($I_D < I_{DSS}$) even though V_{DS} is increased.
 - Eventually I_D reaches 0A. V_{GS} at this point is called V_p or $V_{GS(off)}$
 - The depletion region increases.

N-Channel JFET symbol





The transfer characteristic of input-to-output is not as straightforward in a JFET as it is in a BJT.

In a BJT, β indicates the relationship between I_B (input) and I_C (output).

In a JFET, the relationship between V_{GS} (input) and I_D (output) is:

$$I_D = I_{DSS} \cdot \left[1 - \frac{V_{GS}}{V_P} \right]^2$$



Plotting The JFET Transfer Curve

Using I_{DSS} and V_p values found in specification sheet, the transfer curve can be plotted according to these three steps:

Step 1

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2 \rightarrow \text{solving for } V_{GS} = 0V$$

Step 2

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2 \rightarrow \text{solving for } V_{GS} = V_P$$

Step 3

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2 \rightarrow \text{solving for } V_{GS} = 0V \text{ to } V_P$$