

Table 5-3. 8086 Memory Addressing Options Identified by the EA Abbreviations in Tables 5-4, 5-5, and 5-6

Memory Reference	Segment Register	Base Register	Index Register	Possible Displacements			Assembly Language Operand Mnemonic
				16-Bit Unsigned	8-Bit High-order Bit Extended	None	
Normal Data Memory Reference	DS (Alternate ^a CS, SS or ES)	None	SI	X	X	X	
	DS	BX	DI	X	X	X	
	SS (Alternate CS, DS or ES)	BP	SI	X	X	X	
Stack	SS	SP	BP	X	X	X	
String Data	DS	None	None	SI			
Instruction Fetch	CS	PC	None				
Branch	CS	PC	None		X		
I/O Data	DS	DX	None				

These columns contribute to OEA.
These columns contribute to EA.

This column to be provided

The following abbreviations are used in Tables 5-4 and 5-5:

AH	Accumulator, high-order byte
AL	Accumulator, low-order byte
AL7	The value of register AL high-order bit (0 or 1) extended to a byte (0016 or FF16)
AX	Accumulator, both bytes
AX15	The value of register AH high-order bit (0 or 1) extended to a 16-bit word (000016 or FFFF16)
BD	The destination is a byte operand (used only by the Assembler)
BH	B register, high-order byte
BL	B register, low-order byte
BRANCH	Program memory direct address, used in Branch addressing option shown in Tables 5-1 and 5-2
BS	The source is a byte operand (used only by the Assembler)
BX	B register, both bytes
C	Carry status
CH	C register, high-order byte
CL	C register, low-order byte
CS	Code Segment register
CX	C register, both bytes
DADD	Data memory operands identified in Table 5-3
DATA	Eight bits of immediate data
DATA16	16 bits of immediate data
DH	D register, high-order byte
DI	Destination index register
DISP	An 8-bit or 16-bit signed displacement
DISPB	An 8-bit signed displacement
DL	D register, low-order byte
DS	Data Segment register
DX	D register, both bytes
EA	Effective data memory address using any of the memory addressing options identified in Table 5-2
ES	Extra Segment register
ES4	Status flag set to 1
I/D	Increment/decrement selector for string operations; increment if D is 1, decrement if D is 0.
LABEL	Direct data memory address, as identified in Table 5-2
N	A number between 0 and 7
O	Status flag reset to 0
OE4	Offset data memory address used to compute EA: $EA = OEA + [DS] * 16$
PC	Program Counter
PDX	I/O port address by DX register contents; port number can range from 0 through 65,536
PORT	A label identifying an I/O port number in the range 0 through 255-10
RB	Any one of the eight byte registers: AH, AL, BH, BL, CH, CL, DH, or DL
RBD	Any RB register as a destination
RBS	Any RB register as a source
RW	Any one of the eight 16-bit registers: AX, BX, CX, DX, SP, BP, SI, or DI
RWD	Any RW register as a destination
RWS	Any RW register as a source
SEGM	Label identifying a 16-bit value loaded into the CS Segment register to execute a segment jump
SFR	Status Flags register
S	Source index register
SP	Stack Pointer
SR	Any one of the Segment registers CS, DS, ES, or SS
SS	Stack Segment register

Shaded rows apply to EA and DADDR.

* The segment override allows DS or SS to be replaced by one of the other segment registers

X These are displacements that can be used to compute memory addresses.

EA = OEA + [DS] * 16

Program Counter

I/O port address by DX register contents; port number can range from 0 through 65,536

A label identifying an I/O port number in the range 0 through 255-10

Any one of the eight byte registers: AH, AL, BH, BL, CH, CL, DH, or DL

Any RB register as a destination

Any RB register as a source

Any one of the eight 16-bit registers: AX, BX, CX, DX, SP, BP, SI, or DI

Any RW register as a destination

Any RW register as a source

Label identifying a 16-bit value loaded into the CS Segment register to execute a segment jump

Status Flags register

Source index register

Stack Pointer

Any one of the Segment registers CS, DS, ES, or SS

Stack Segment register

U	Status flag modified, but undefined
v	Any number in the range 0 through 255 to 10
x	Status flag modified to reflect result
WD	The destination is a word operand (used only by the Assembler)
WS	The source is a word operand (used only by the Assembler)
[]	Contents of the memory location addressed by the contents of the location enclosed in the double brackets
[]	The contents of the location enclosed in the brackets
↔	Data on the right-hand side of the arrow is moved to the location on the left-hand side of the arrow
↔	Contents of locations on each side of \longleftrightarrow are exchanged
↔	The two's complement of the value under the —
≠	Not equal to

INSTRUCTION EXECUTION TIMES AND CODES

Table 5-5 lists instructions in alphabetical order, showing object codes and execution times, for the 8086 and the 8088, expressed in whole clock cycles. Execution time is the time required from beginning execution of an instruction that is in the queue to beginning execution of the next instruction in the queue. The time required to place an instruction from memory into the queue (instruction fetch time) is not shown in the table; because of queuing, instruction fetch time occurs concurrently with instruction execution time and thus has no effect on overall timing, except as specifically noted in the table.

Instruction object codes are represented as two hexadecimal digits for instruction bytes without variations.

Instruction object codes are represented as eight binary digits for instruction bytes with variations for the instruction.

The following notation is used in Tables 5-4 and 5-5:

[] indicate an optional object code byte
a one bit choosing length:
 in bit position 0 a=0 specifies 1 data byte; a=1 specifies 2 data bytes
 in bit position 1 a=0 specifies 2 data bytes; a=1 specifies 1 data byte
 two bits choosing address length:

aa no DISP = 00
 one DISP byte = 10, or 00 with bbb = 110
 two DISP bytes = 10, or 00 with bbb = 111

bbb three bits choosing addressing mode:

000 EA = (BX) + (SI) + DISP
001 EA = (BX) + (DI) + DISP
010 EA = (BP) + (SI) + DISP
011 EA = (BP) + (DI) + DISP
100 EA = (SI) + DISP
101 EA = (DI) + DISP
110 EA = (BP) + DISP
111 EA = (BX) + DISP

DISP represents two hexadecimal digit memory displacement
 ddd represents three binary digits identifying a destination register (see reg.)
 rr represents two binary digits identifying a segment register:

00 = ES
01 = CS
10 = SS
11 = DS

reg three binary digits identifying a register:

16-bit 8-bit
000 = AX AL
001 = CX CL
010 = DX DL
011 = BX BL
100 = SP AH
101 = BP CH
110 = SI DH
111 = DI BH

Effective Address calculation and extra clock cycles:

bbb	Extra Clock Periods			
	EA	(BX) + (SI)	(BX) + (DI)	8086(1)
000	0	0	0	7
001	0	0	0	11
010	0	0	0	11
011	0	0	0	8
100	0	0	0	12
101	0	0	0	12
110	0	0	0	8
111	0	0	0	8

- (1) Add another 4 clock cycles for each 16-bit operand or an odd address boundary.
 - (2) Add another 4 clock cycles for each 16-bit operand.
- Substitute the clock cycles shown above wherever EA appears in Tables 5-4 and 5-5.

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Mnemonic	Operands(s)	Object Code	Clock Cycles	Operation Performed							
				O	D	I	T	S	Z	A	P
States											
MOV	RW, DADD R	88 addddbbb [DISP][DISP]	8+EA	(RW) → [EA]							
MOV	DADD R,RB	88 assssssbbb [DISP][DISP]	9+EA	[EA] → [RB]							
MOV	DADD R,RW	88 asssssbbb [DISP][DISP]	9+EA	Store the data byte from register RB in the memory byte addressed by DADD R by DADD R							
MOV	AL, LABEL	AO PPOA	10	[EA] → [EA]							
MOV	AX,LABEL	A1 PPOA	10	[AX] → [EA]							
MOV	LABEL,AL	A2 PPOA	10	Load the 8-bit contents of register AL into the data memory byte directly ad- dressed by LABEL							
MOV	LABEL,AX	A3 PPOA	10	Store the 16-bit contents of register AX into the data memory word directly ad- dressed by LABEL							
MOV	SR,DADD R	8E aabbppbb [DISP][DISP]	8+EA	[SR] → [EA]							
MOV	DADD R,SR	8C aaabbppb [DISP][DISP]	9+EA	Load into SR segment register SR the contents of the 16-bit memory word ad- dressed by DADD R							
MOV	RR,DADD R	8B aarrrppb [DISP][DISP]	9+EA	Store the contents of segment register RR in the 16-bit memory location ad- dressed by DADD R							
XCHG	RW,DADD R	87 seegggbb [DISP][DISP]	17+EA	[RW] → [EA]							
XCHG	BB,DADD R	86 aarrrppb [DISP][DISP]	17+EA	Exchange 16 bits of data between register RW and the data memory location addressed by DADD R							
XLAT			D7	Load into AL the data byte stored in the memory location addressed by sum- ming initial AL contents with BX contents							

Table 5-4. A Summary of 8086 and 8088 Instructions

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Memory Reference (Memory Operate) (Continued)	Mnemonic	Operands(s)	Object Code	Clock Cycles				Operations Performed			
				Stages				Operations			
CMP	DDR, RB	38 assssbbb [DISP][DISP]	9+EA	X	X	S	Z	A	P	C	
CMP	DDR,RW	39 assssbbb [DISP][DISP]	9+EA	X	X	X	X	X	R	VW	Subtracts the 8-bit contents of register RW from the data memory word addressed by DDR. Discard the result, but adjust status flags (EA) - [RB].
DEC	DDR	1111111a [DISP][DISP]	15+EA	X	X	X	X	X	E	[EL] - 1	Subtracts the 16-bit contents of register RW from the data memory word addressed by DDR. Discard the result, but adjust status flags (EA) - [EL].
DIV	AX, DADD R	6E 8a110bbb [DISP][DISP]	86-96 +EA	U	U	U	U	U	U	U	Divide the 16-bit contents of register AX by the 8-bit contents of the memory word addressed by DDR. Store the remainder in AL and the quotient in AX.
DIV	DX, DADD R	7F 8a110bbb [DISP][DISP]	150-168 +EA	U	U	U	U	U	U	U	Divide the 32-bit contents of registers DX (high-order) and AX (low-order) by the 16-bit contents of register AX by the 8-bit contents of the memory word addressed by DDR. Store the remainder in AX and the quotient in DX.
DIV	AX, DADD R	6E 8a111bbb [DISP][DISP]	107-118 +EA	U	U	U	U	U	U	U	Divide the 16-bit contents of register AX by the 8-bit contents of the memory word addressed by DDR. Execute a "divide by 0" interrupt if the quotient is greater than FF.F. If the quotient is less than FF.0, store the remainder in AX.
DIV	DX, DADD R	7F 8a111bbb [DISP][DISP]	171-190 +EA	U	U	U	U	U	U	U	Divide the 32-bit contents of registers DX (high-order) and AX (low-order) by the 16-bit contents of register AX by the 8-bit contents of the memory word addressed by DDR. Execute a "divide by 0" interrupt if the quotient is greater than FF.F. If the quotient is less than FF.0, store the remainder in AX.
DIV	AL, DADD R	6E 8a101bbb [DISP][DISP]	86-104 +EA	X	U	U	U	X	U	U	Multiply the 8-bit contents of register AL by the 8-bit contents of the memory word addressed by DDR. Treat both numbers as signed binary numbers. Store the 16-bit product in AX.
IMUL	AX, DADD R	F7 8a101bbb [DISP][DISP]	134-160 +EA	X	U	U	U	X	U	U	Multiply the 16-bit contents of register AX by the 16-bit contents of the memory word addressed by DDR. Store the 32-bit product in DX (high-order word) and AX (low-order word).

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands	Object Code	Clock Cycles	Stages	Operation Performed
ROL	DADD.R.N	11010008 38011bbb (DISP)[DISP] N=1	X	15+EA; 4N+20+EA N>1		Rotates the contents of the data memory location addressed by DADDR left through the Carry status. If $N = 1$, then rotate one bit position. Depending on prior definition, DADDR may address a byte:
RCR	DADD.R.N	11010008 38000bbb (DISP)[DISP] N=1 15+EA	X	As RCL, but rotate right		Move the left most bit into the Carry status. If $N = 1$, then rotate one bit position. If $N = CL$, then register CL contains the number of bit positions. The data memory location addressed by DADDR left depends on prior definition, DADDR may address a byte:
ROL	DADD.R.N	11010008 38000bbb (DISP)[DISP] N>1	X	4N+20+EA		Rotate the contents of the data memory location addressed by DADDR left.
RCR	DADD.R.N	11010008 38001bbb (DISP)[DISP] or DADDR may address a word:	X			or DADDR may address a word:
		[EA]	C			[EA+1]
		[EA]	C			[EA+1]

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Secondary Memory Reference (Memory Operate) (Continued)

Mnemonic	Operands(s)	Object Code	Clock Cycles	Operation Performed							
				Statuses				Type			
INC	DADD R	1111111a 8000bb [DISP][DISP]	15+EA	(EA) → [EA] + 1	X	X	X	X	A	P	C
MUL	AL,DADD R	F6 88100bbb [DISP][DISP]	(76-83)+EA	(AX) → [AL] • [EA]	U	U	U	U	X		
MUL		F7 88100bbb [DISP][DISP]	(124-139)+EA	(DX)(AX) → (AX) • (EA)	U	U	U	X			
MUL		1111011a 8001bb [DISP][DISP]	16+EA	Multiply the 16-bit contents of register AX by the memory location in EA	X	X	X	X			
MUL		1111011a 8001bb [DISP][DISP]	16+EA	Multiply the 16-bit product in DX (high-order word) and AX (low-order word) by the prior definition of DADD R. Treat both numbers as unsigned binary numbers. Store the 32-bit product in DX (high-order word) and AX (low-order word).	X	X	X	X			
MUL		NEG	DADD R	1111011a 8001bb [DISP][DISP]	16+EA	EA → NOT [EA]	X	X	X	X	
		NOT	DADD R	1111011a 8001bb [DISP][DISP]	16+EA	Does complement the contents of the addressed memory location. Depending on the prior definition of DADD R, an 8-bit or a 16-bit memory location may be ones complemented	X	X	X	X	
		OR	RW,DADD R	0A 8addbbb [DISP][DISP]	9+EA	[RB] → [EA] OR [RB]	X	X	X	X	
		OR	OB 8addbbb [DISP][DISP]	9+EA	OR the 8-bit contents of register RB with the data memory byte addressed by DDR. Store the result in RW	X	X	U	X		
		OR	DB 8addbbb [DISP][DISP]	16+EA	OR the 16-bit contents of register RW with the data memory word addressed by DDR. Store the result in the data memory word by DDR.	X	X	U	X		
		OR	09 assbbb [DISP][DISP]	16+EA	OR the 16-bit contents of register RW with the data memory byte addressed by DDR.	X	X	U	X		

Secondary Memory Reference (Memory Operate) (Continued)

Opnd	Mnemonic	Operand(s)	Object Code	Clock Cycles	Stages	Operation Performed							
						O	D	I	T	S	Z	A	P
SAL	DDDR.N	110100va 88001bbb [DISP][DISP]	N=15+EA	X		X							
SAR	DDDR.N	110100va 88111bbb [DISP][DISP]	N=15+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1A adddbbb [DISP][DISP]	N=15+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RW,DDDR	19 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SBB	SHR	SHR DDDR.N	110100va 88010bbb [DISP][DISP]	N=15+EA	X		X	X	U	X	X		
SUB	RW,DDDR	2B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SUB	DBBR,RB	28 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SUB	DBBR,RW	29 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
TEST	DBBR,RB	84 sffffbbb [DISP][DISP]	9+EA	0		X	X	U	X	0			

Table 5-A. A Summary of 8086 and 8088 Instructions (Continued)

Secondary Memory Reference (Memory Operate) (Continued)

Opnd	Mnemonic	Operand(s)	Object Code	Clock Cycles	Stages	Operation Performed							
						O	D	I	T	S	Z	A	P
SAL	DDDR.N	110100va 88001bbb [DISP][DISP]	N=15+EA	X		X							
SAR	DDDR.N	110100va 88111bbb [DISP][DISP]	N=15+EA	X		X	X	U	X				
SBB	RB,DDDR	1A adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RW,DDDR	19 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SBB	SHR	SHR DDDR.N	110100va 88010bbb [DISP][DISP]	N=15+EA	X		X	X	U	X	X		
TEST	DBBR,RB	84 sffffbbb [DISP][DISP]	9+EA	0		X	X	U	X	0			

Table 5-A. A Summary of 8086 and 8088 Instructions (Continued)

Secondary Memory Reference (Memory Operate) (Continued)

Opnd	Mnemonic	Operand(s)	Object Code	Clock Cycles	Stages	Operation Performed							
						O	D	I	T	S	Z	A	P
SAL	DDDR.N	110100va 88001bbb [DISP][DISP]	N=15+EA	X		X							
SAR	DDDR.N	110100va 88111bbb [DISP][DISP]	N=15+EA	X		X	X	U	X				
SBB	RB,DDDR	1A adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RW,DDDR	19 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SBB	SHR	SHR DDDR.N	110100va 88010bbb [DISP][DISP]	N=15+EA	X		X	X	U	X	X		
TEST	DBBR,RB	84 sffffbbb [DISP][DISP]	9+EA	0		X	X	U	X	0			

Secondary Memory Reference (Memory Operate) (Continued)

Opnd	Mnemonic	Operand(s)	Object Code	Clock Cycles	Stages	Operation Performed							
						O	D	I	T	S	Z	A	P
SAL	DDDR.N	110100va 88001bbb [DISP][DISP]	N=15+EA	X		X							
SAR	DDDR.N	110100va 88111bbb [DISP][DISP]	N=15+EA	X		X	X	U	X				
SBB	RB,DDDR	1A adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RW,DDDR	19 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SBB	SHR	SHR DDDR.N	110100va 88010bbb [DISP][DISP]	N=15+EA	X		X	X	U	X	X		
TEST	DBBR,RB	84 sffffbbb [DISP][DISP]	9+EA	0		X	X	U	X	0	</td		

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Mnemonic	Operands(s)	Object Code	Clock Cycles	Stages	Operation Performed
JMP	DDR,CS	FF 8010bbb [DISP][DISP]	24+EA*	O D I T S Z A P C	
			11		Jump to memory location whose address is contained in register RW.
					Jump indirect into a new segment. The 16-bit contents of the data memory word addressed by DDR is loaded into PC. The next segment 16-bit data word indirects into another segment using direct addressing.
					BRANCH and SEMI are labels that become effective when loaded into PC and CS, respectively.
CALL	BRANCH	E8 DISP DISP	19..		
					Call a subroutine in another program segment using direct addressing.
					((SP)) → [PC], (SP) → [SP] - 2, [PC] → [PC] + DISP
CALL	BRANCH,SEGMENT	9A PPQA PPQA	28..		
					Call a subroutine in the current program segment using direct addressing.
					((SP)) → [CS], (SP) → [SP] - 2, [SP] → [PC], (SP) → [SP] - 2, [PC] → DAT16.
CALL	DADDR	FF 8010bbb [DISP][DISP]	21+EA*		
					The addresses of the subroutine called is stored in the 16-bit data memory word addressed by DDR.
					Call a subroutine in the current program segment using direct addressing.
					((SP)) → [PC], (SP) → [SP] - 2, [PC] → [EA].
CALL	DDR,CS	FF 8011bbb [DISP][DISP]	37+EA*		
					The addresses of the subroutine called is stored in the 16-bit data memory word addressed by DDR.
					Call a subroutine in a different program segment using immediate addressing.
					((CS) → [EA+2])
CALL	RW	FF 11010rrgg	16..		
					Call a subroutine whose address is contained in register RW.
					((SP)) → [PC], (SP) → [SP] - 2, [PC] → [RW]
CALL	CS	C3	8..		
					Call a subroutine whose address is contained in register RW.
					((PC) → [SP]), (SP) → [SP] + 2, [CS] → [SP]
RET	CS	CB	12..		
					Return from a subroutine in the current segment.
					((PC) → [SP]), (SP) → [SP] + 2 + DAT16
RET	DATA16	C2 YYYY	17..		
					Return from a subroutine in another segment and add an immediate displacement to SP.
					((PC) → [SP]), (SP) → [SP] + 2 + DAT16
RET	CS,DATA16	CA YYYY	18..		
					Return from a subroutine in another segment and add an immediate displacement to SP.
					((PC) → [SP]), (SP) → [SP] + 2 + DAT16

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Memory	Operate	Control	Interference	Continuation	Segment	Data	Address	Op	Opands	Code	Object	Operands(s)	Memory	Instruction					
															States	Clock Cycles	Object Code	Operands	Op	Opands
TEST	DDR,R/W	55_avgbbb	(DISP)[DISP]	9+EA	0	X X U X 0	(EA) AND (RW)		D	I T S Z A P C	0 D I T S Z A P C	0	BBB	55_avgbbb	BBB	BBB	BBB	BBB	BBB	BBB
XOR	RB,DDDR	32_ddddbbb	(DISP)[DISP]	9+EA	0	X X U X 0	(RB) XOR (EA)		D	I T S Z A P C	0 D I T S Z A P C	0	BBB	32_ddddbbb	BBB	BBB	BBB	BBB	BBB	BBB
XOR	RW,DDDR	33_aaaaaaaa	(DISP)[DISP]	9+EA	0	X X U X 0	(RW) XOR (EA)		D	I T S Z A P C	0 D I T S Z A P C	0	BBB	33_aaaaaaaa	BBB	BBB	BBB	BBB	BBB	BBB
XOR	DDDR,R/W	30_aaaaaaaa	(DISP)[DISP]	16+EA	0	X X U X 0	(EA) — (RW) XOR (EA)		D	I T S Z A P C	0 D I T S Z A P C	0	BBB	30_aaaaaaaa	BBB	BBB	BBB	BBB	BBB	BBB
XOR	DDDR,RR	31_aaaaaaaa	(DISP)[DISP]	16+EA	0	X X U X 0	(EA) — (RW) XOR (EA)		D	I T S Z A P C	0 D I T S Z A P C	0	BBB	31_aaaaaaaa	BBB	BBB	BBB	BBB	BBB	BBB
MOV	DATA8	68_aaaaaaaa	(DISP)[DISP] yy	10+EA	0	[EA] — DATA8	Load the immediate data byte DATA8 into the data memory word by DDR		D	I T S Z A P C	0 D I T S Z A P C	0	BBB	68_aaaaaaaa	BBB	BBB	BBB	BBB	BBB	BBB
MOV	DATA16	6A_aaaaaaaa	(DISP)[DISP] yy	10+EA	0	[EA] — DATA16	Load the immediate 16-bit data word DATA16 into the data memory word by DDR		D	I T S Z A P C	0 D I T S Z A P C	0	BBB	6A_aaaaaaaa	BBB	BBB	BBB	BBB	BBB	BBB
MOV	RB,DATA8	10111000	(DISP)[DISP] yy	10+EA	4*	[RB] — DATA8	Load the immediate data byte DATA8 into 8-bit register RB		D	I T S Z A P C	0 D I T S Z A P C	4*	BBB	10111000	BBB	BBB	BBB	BBB	BBB	BBB
MOV	RB,DATA16	10111000	(DISP)[DISP] yy	10+EA	4*	[RB] — DATA16	Load the immediate 16-bit data word DATA16 into 8-bit register RB		D	I T S Z A P C	0 D I T S Z A P C	4*	BBB	10111000	BBB	BBB	BBB	BBB	BBB	BBB
MOV	DATA16	111010aa	DISP[DISP]	15..		[PC] — [PC] + DISP	Jump direct to program memory location identified by label BRANCH. The jump address must be added to the Program Counter. The PC is updated by the assembler.		D	I T S Z A P C	0 D I T S Z A P C	15..	BBB	111010aa	BBB	BBB	BBB	BBB	BBB	BBB
JMP	BRANCH	EA_PPQ	PPQ	15..		[PC] — EA..	Jump indirect in current segment. The 16-bit contents of the data memory word addressed by EA is loaded into PC.		D	I T S Z A P C	0 D I T S Z A P C	15..	BBB	EA_PPQ	BBB	BBB	BBB	BBB	BBB	BBB
JMP	BRANCH	SEGm	SEGm	FF_a100bbb		[PC] — [DISP][DISP]	Jump indirect in current segment. The 16-bit contents of the data memory word addressed by [PC] — [DISP][DISP] is loaded into PC.		D	I T S Z A P C	0 D I T S Z A P C	FF_a100bbb	BBB	FF_a100bbb	BBB	BBB	BBB	BBB	BBB	BBB
JMP	BRANCH	SEGm	SEGm	FF_a100bbb		[PC] — EA..	Jump indirect in current segment. The 16-bit contents of the data memory word addressed by EA is loaded into PC.		D	I T S Z A P C	0 D I T S Z A P C	FF_a100bbb	BBB	FF_a100bbb	BBB	BBB	BBB	BBB	BBB	BBB

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	BOC (Cont.)	Register – Register Move	Block Transfer and Search									
Mnemonic	Operands(s)	Object Code	Clock Cycles	Instruction Details								
				Registers				Operands				
MOV	RBD,RBS	8A11ddddd	2*					(RBD) → [RBS]				
MOV	RWD,RWS	8B 11ddddd	2*					(RWD) → [RWS]				
MOV	SRR,WV	8E 110rrss	2*					Move the contents of any RW register to any RB register [SRR] → [RWs]				
MOV	RW,SR	8C 110rrddd	2*					Move the contents of any RW register to any Segmented register [RWd] → [SR]				
MOV	AX,RW	10010rrgg	3*					Move the contents of any Segmented register to any RW register [AX] → [RW]				
XCHG	RB,RRB	86 11regreg	4*					Exchange the contents of any two RB registers [RB] → [RRB]				
XCHG	RW,RW	87 11regreg	4*					Exchange the contents of any two RW registers [RW] → [RW]				
CMP\$	WD,WS	A7	22	X /D	X	X	X	[SI] → [DI], [SI] ≠ 1, [DI] ≠ 2	Compare the data words addressed by the SI and DI index registers using string data addressing			
CMP\$	BD,BS	A6	22	X /D	X	X	X	[SI] → [DI], [SI] ≠ 1, [DI] ≠ 2	Compare the data bytes addressed by the SI and DI index registers using string data addressing			
LOD\$	WD,WS	AC	12	X /D	X	X	X	[AL] → [SI], [SI] → [DI], [SI] ≠ 1	Move a byte from the location addressed by the SI index register to the AL register using string data addressing			
LOD\$	BD,BS	AD	12	X /D	X	X	X	[AX] → [SI], [SI] → [DI], [SI] ≠ 1	Move a word from the location addressed by the SI index register to the AX register using string data addressing			
MOV\$	WD,WS	AA	18	I/D				[DI] → [SI], [SI] ≠ 1, [DI] → [DI] ≠ 2	Move extra segment location address by the DI index register to the extra segment location address by the SI index register using string data addressing			
MOV\$	BD,BS	A5	18	I/D				[DI] → [SI], [SI] ≠ 1, [DI] → [DI] ≠ 2	Move extra segment location address by the DI index register using string data addressing			

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands(s)	Object Code	Clock Cycles	Instructions	Operatin Performed
				O D I T S Z A P C	States	
JAE	DISP8	73 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if C is 0	
JB	DISP8	72 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if C is 1	
JBE	DISP8	76 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if C or Z is 1	
JCXZ	DISP8	E3 DISP	6 or 18..	[PC] → [PC] + DISP8	Branch if CX register contents is 0	
JGE	DISP8	74 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if the CX register contents is 0	
JG	DISP8	7F DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if Z is 1	
JLE	DISP8	7D DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if Z is 0 or the S and O statuses are the same	
JL	DISP8	7C DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if the S and O statuses are the same	
JNE	DISP8	7E DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if Z is 1 or the S and O statuses differ	
JNB	DISP8	75 DISP	4 or 16..	[PC] → [PC] + DISP8	See JA	
JNAE	DISP8	76 DISP	4 or 16..	[PC] → [PC] + DISP8	See JAE	
JNBE	DISP8	77 DISP	4 or 16..	[PC] → [PC] + DISP8	See JB	
JNLE	DISP8	78 DISP	4 or 16..	[PC] → [PC] + DISP8	See JL	
JNNE	DISP8	79 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNE	
JNP	DISP8	7B DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if O is 0	
JNS	DISP8	7D DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if O is 1	
JNZ	DISP8	7A DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if P is 0	
JZ	DISP8	70 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if P is 1	
JZP	DISP8	71 DISP	4 or 16..	[PC] → [PC] + DISP8	See JP	
JNO	DISP8	72 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if S is 0	
JNL	DISP8	73 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if S is 1	
JNGE	DISP8	74 DISP	4 or 16..	[PC] → [PC] + DISP8	See JGE	
JNGB	DISP8	75 DISP	4 or 16..	[PC] → [PC] + DISP8	See JBE	
JNLE	DISP8	76 DISP	4 or 16..	[PC] → [PC] + DISP8	See JL	
JNNE	DISP8	77 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNE	
JNPF	DISP8	78 DISP	4 or 16..	[PC] → [PC] + DISP8	See JPF	
JNPF	DISP8	79 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNF	
JNPF	DISP8	7A DISP	4 or 16..	[PC] → [PC] + DISP8	See JNP	
JNPF	DISP8	7B DISP	4 or 16..	[PC] → [PC] + DISP8	See JNZ	
JNPF	DISP8	7C DISP	4 or 16..	[PC] → [PC] + DISP8	See JZ	
JNPF	DISP8	7D DISP	4 or 16..	[PC] → [PC] + DISP8	See JZP	
JNPF	DISP8	7E DISP	4 or 16..	[PC] → [PC] + DISP8	See JNO	
JNPF	DISP8	7F DISP	4 or 16..	[PC] → [PC] + DISP8	See JNL	
JNPF	DISP8	80 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNGE	
JNPF	DISP8	81 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNGB	
JNPF	DISP8	82 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNLE	
JNPF	DISP8	83 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNNE	
JNPF	DISP8	84 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNPF	

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands(s)	Object Code	Clock Cycles	Stages	Operation Performed	Register - Register Operate (Continued)
ADC	RBD,RBS	12 11ddddd	3.	X X X X X X	RBD → [RBD + [RBS + [C]]]	Add the 8-bit contents of register RBS, plus the Carry status, to register RBD	Block Transfer and Search (Continued)
ADC	RWD,RWS	13 11ddddd	3.	X X X X X X	RWD → [RWD + [RWS + [C]]]	Add the 8-bit contents of register RWS, plus the Carry status, to register RBD	Block Transfer and Search (Continued)
ADD	RBD,RBS	02 11ddddd	3.	X X X X X X	RWD → [RBD + [RBS + [C]]]	Add the 8-bit contents of register RBS to register RBD	Block Transfer and Search (Continued)
ADD	RWD,RWS	03 11ddddd	3.	X X X X X X	RWD → [RWD + [RWS + [C]]]	Add the 8-bit contents of register RWS to register RWD	Block Transfer and Search (Continued)
AND	RWD,RBS	22 11ddddd	3.	0 0 0 0 0 0	(RWD) → [RBD AND RBS]	AND the 16-bit contents of register RBS to register RWD	Block Transfer and Search (Continued)
AND	RWD,RWS	23 11ddddd	3.	0 0 0 0 0 0	(RWD) → [RWD AND RWS]	AND the 16-bit contents of register RWS to register RWD	Block Transfer and Search (Continued)
CBW		98	2.	X X X X X X	(AH) → [AL]	Extend AL sign bit into AH	Block Transfer and Search (Continued)
CMP	RWD,RBS	3A 11ddddd	3.	X X X X X X	(RBD) → [RBS]	Subtract the contents of register RBS from register RBD	Block Transfer and Search (Continued)
CMP	RWD,RWS	3B 11ddddd	3.	X X X X X X	(RWD) → [RWS]	Subtract the contents of register RWS from register RWD	Block Transfer and Search (Continued)
CWD		99	5	X X X X X X	(DX) → [AX]	Extend AX sign bit into DX	Block Transfer and Search (Continued)
DIV	RBS	F6 11110ss	80-90	U U U U U U	(AX) → [AX]/[RBS]	Divide the 16-bit contents of register AX by the 8-bit contents of RBS, treat remainder in DX	
DIV	RWS	F7 11110ss	144-162	U U U U U U	(DX) → [AX]/[RWS]	Divide the 16-bit contents of register AX by the 8-bit contents of RWS, treat remainder in DX	
DIV	RBS	F6 11111ss	101-112	U U U U U U	(AX) → [AX]/[RBS]	Divide the 32-bit contents of registers DX (high-order word) and AX (low-order word) by the 8-bit contents of RBS, treat remainder in DX	
DIV	RWS	F7 11111ss	165-184	U U U U U U	(DX) → [AX]/[RWS]	Divide the 32-bit contents of registers DX (high-order word) and AX (low-order word) by the 8-bit contents of RWS, treat remainder in AX	
IMUL	RBS	F6 11101ss	80-98	X U U U U U	(AX) → [AL] • [RBS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RBS, treat both numbers as unsigned binary numbers. Store the 16-bit product in AX	
IMUL	RWS	F7 11101ss	128-154	X U U U U U	(DX) → [AX] • [RWS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RWS, treat both numbers as signed binary numbers. Store the 16-bit product in AX	
MUL	RBS	F6 11100ss	70-77	X U U U U U	(AX) → [AL] • [RBS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RBS, treat both numbers as unsigned binary numbers. Store the 16-bit product in AX	
MUL	RWS	F7 11100ss	118-133	X U U U U U	(DX) → [AX] • [RWS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RWS, treat both numbers as unsigned binary numbers. Store the 16-bit product in AX	
OR	RBD,RBS	0A 11ddddd	3.	0 0 0 0 0 0	(RBD) → [RBD] OR [RBS]	OR the 8-bit contents of register RBS with register RBD	
OR	RWD,RWS	0B 11ddddd	3.	0 0 0 0 0 0	(RWD) → [RWD] OR [RWS]	OR the 8-bit contents of register RWS with register RWD	

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands(s)	Object Code	Clock Cycles	Stages	Operation Performed	Register - Register Operate
SCAS	B,BS	AA	11	X/I/O X X X X X	(AX) → [DI] → [DI] ± 1	Compare AX register contents with the extra segment data byte addressed by the DI index register using string data addressing	Block Transfer and Search (Continued)
SCAS	WD,WS	AB	11	X/I/O X X X X X	(AX) → [DI] → [DI] ± 2	Store the AX register contents in the extra segment 16-bit data memory word addressed by the DI index register using string data addressing	Block Transfer and Search (Continued)
STOS	WD,WS	AB	11	X/I/O X X X X X	(AX) → [DI] → [DI] ± 2	Store the AX register contents in the extra segment 16-bit data memory word addressed by the DI index register using string data addressing	Block Transfer and Search (Continued)
STOS	B,BS	AA	15	X/I/O X X X X X	(AX) → [DI] → [DI] ± 1	Compare AX register contents with the extra segment data byte addressed by the DI index register using string data addressing	Block Transfer and Search (Continued)
SCW		N	15	X/I/O X X X X X	(AX) → [DI] → [DI] ± 1	SCW then repeat until CX contents decrements to 0 or Z status does not equal N	Block Transfer and Search (Continued)
REP		1111001z	+2 per loop	I/D O D I T S Z A P C	Repeat the next sequential instruction (which must be a block transfer and search instruction) until CX contents decrements to 0 or Z status does not equal N	Block Transfer and Search (Continued)	

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Register Operate (Continued)	Mnemonic	Operands(s)	Object Code	Clock Cycles	Stages	Operation Performed
INC	NOT	RB	FE 11000ddd	3.	X	O D I T S Z A P C	Increments the 16-bit word contents of register RW
NEG	NOT	RW	01000ddd	2.	X	(RB) → [RB] + 1	Increments the 8-bit word contents of register RB
NEG	NEG	RB	F6 11011ddd	3.	X	(RW) → [RW] + 1	Increments the 16-bit word contents of register RW
INC	NEG	RW	FE 11000ddd	3.	X	(RB) → [RB] + 1	Increments the 8-bit word contents of register RB
NOT	NOT	RB	F7 11010ddd	3.	X	[RW] → [RW] + 1	Twos complement the 16-bit word contents of register RW
NOT	NOT	RW	F7 11011ddd	3.	X	[RB] → [RB] + 1	Twos complement the 8-bit word contents of register RB
RCR	RCR	RW	11010000 11011ddd	N=1	X	[RW] → [RW]	Rotates left the 8-bit word contents of RW register, as illustrated for memory operate
ROL	ROL	RW	11010000 11000ddd	N=1	X	[RW] → [RW]	Rotates left the 8-bit word contents of RW register, as illustrated for memory operate
RRR	RRR	RW	11010000 11001ddd	N=1	X	[RW] → [RW]	Rotates left the 8-bit word contents of RW register, as illustrated for memory operate
RRN	RRN	RW	11010000 11010ddd	N=1	X	[RW] → [RW]	Rotates left the 8-bit word contents of RW register, as illustrated for memory operate
SAL	SAL	RW	11010000 11000ddd	N=1	X	[RW] → [RW]	Shift right the 8-bit word contents of RW register, as illustrated for memory operate
SAR	SAR	RW	11010000 11111ddd	N=1	X	[RW] → [RW]	Shift right the 8-bit word contents of RW register, as illustrated for memory operate
SHL	SHL	RW	11010000 11110ddd	N=1	X	[RW] → [RW]	Shift right the 8-bit word contents of RW register, as illustrated for memory operate
SHR	SHR	RW	11010000 11101ddd	N=1	X	[RW] → [RW]	Shift right the 8-bit word contents of RW register, as illustrated for memory operate
SRP	SRP	RW	01011ddd	8	8	[EA] → [SP] + 2	Load the 16-bit word addressed using Stack addressing, into the 16-bit word memory word addressed by DADDR, increment SP by 2
POP	POP	RW	00001111	8	8	[SP] → [SP] — [EA]	Shifts the 16-bit word contents of the data memory word addressed by DADDR into the 16-bit word memory word addressed using Stack addressing, into the 16-bit word memory word addressed by DADDR, increment SP by 2
PUSH	PUSH	DADDR	FF 8A100bb	9d	9	16+EA	Stack address using Stack addressing, into the 16-bit word memory word addressed by DADDR, increment SP by 2

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Stack (Cont.)	Interrupts	Status		
Mnemonic	Operands	Object Code	Clock Cycles	Stages	Operation Performed
PUSH SR	RW 9C	000100 11	10	0 D I T S Z A P C	(SP) → [SP] - 2, [(SP)] → [RW of SR] Store the contents of the specified 16-bit Stack address register in the 16-bit Stack word addressed using [SP] + 2, [(SP)] → [SFR]
PUSHF	RW 9C	010100 110	10	0 D I T S Z A P C	(SP) → [SP] - 2, [(SP)] → [RW of SR] Store the contents of the stack address register in the 16-bit Stack word using Stack addressing. Decrement SP by 2
INT INT0	V 3	CC CD YY 52 51 4 or 53	24	0 0 0 0 0 0 0 0	Execute a software interrupt and vector through table entry V if O starts is 1, execute a software interrupt through table entry 3 Execute a software interrupt and vector through table entry V if O starts is 1, execute a software interrupt through table entry V try 10 ¹⁶ return from interrupt service routine
CLD	CLI	FC FA 2· 2· 0	0	0 0 0	Clear Carry status Clear Decrement/increment select Clear interrupt enable status, disabling all interrupts
CLC	CLC	FB F8 2· 2· 0	0	0 0 0	Clear Carry status Clear Decrement/increment select Clear interrupt enable status, disabling all interrupts
CMC	LAHF	9F 9E 4· 4· X	0	0 0 0	Complement Carry status Transfer flags to AH register as follows: AH register 7 6 5 4 3 2 1 0 Bit no. AH register S Z O A 0 P 1 C
SAHF	STC	F9 FD 2· 2· 1	1	0 0 0	Transfer AH register contents to status flags as follows: AH register 7 6 5 4 3 2 1 0 Bit no. AH register S Z A P C
STI	STD	FB FD 2· 2· 1	1	0 0 0	Set Decrement/increment status to 1 Set interrupt enable status to 1, enabling all interrupts

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)