
SN54LS181, SN54S181 SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

- SDI S136 DECEMBER 1072 REVISED MARCH 1088
- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off Time
- Arithmetic Operating Modes:


Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic
Operations

Logic Function Modes:

Exclusive-OR Comparator AND, NAND, OR, NOR Plus Ten Other Logic Operations SN54LS181, SN54S181 . . . J OR W PACKAGE SN74LS181, SN74S181 . . . DW OR N PACKAGE



SN54LS181, SN54S181 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

TYPICAL ADDITION TIMES

NUMBER	ADDITI	ON TIMES	PA	CARRY METHOD	
OF BITS	USING 'LS181 AND 'S182	USING 'S181 AND 'S182	ARITHMETIC/ LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	BETWEEN ALUs
1 to 4	24 ns	11 ns	1		NONE
5 to 8	40 ns	18 ns	2		RIPPLE
9 to 16	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

description

The 'LS181 and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (SO, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54S182 or SN74S182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'S182 circuits with these ALUs to provide multi-level full carry look-ahead is illustrated under typical applications data for the 'S182.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments studied warranty. Production processing does not necessarily include testing of all parameters.



Copyright @ 1988, Texas Instruments Incorporated

SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

description (continued)

The 'LS181 and 'S181 will accommodate active-high data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	Ā ₀	B ₀	Ā ₁	B ₁	Ā ₂	B ₂	Ā ₃	B ₃	۴o	F ₁	F ₂	F ₃	Cn	Cn+4	P	G
Active-high data (Table 2)	A ₀	Bo	A ₁	B ₁	A ₂	B ₂	A ₃	Вз	Fo	F ₁	F ₂	F ₃	Cn	Cn+4	X	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'LS181 or 'S181 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with $C_{\Pi}=H$ when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ($C_{\Pi}+4$) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT Cn	OUTPUT Cn+4	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2) A < B		
Н	н	A > B			
н	L	A < B	A > B		
L	н	A > B	A < B		
L	١ .	A ≤ B	A ≥ B		

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0,S1,S2,S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.


Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74LS and 74S devices are characterized for operation from 0°C to 70°C.

signal designations

In both Figures 1 and 2, the polarity indicators () indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'LS181 and 'S181, together with the 'S182, can be used with the signal designation of either Figure 1 or Figure 2.



logic symbols[†] and signal designations (active-low data)



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

FIGURE 1 (USE WITH TABLE 1)


TABLE 1

SELECTION				ACTIVE-LOW DATA					
	SELE	CTION		M = H	M = L; ARITHM	METIC OPERATIONS			
S3	S2	S1	SO	LOGIC FUNCTIONS	Cn = L (no carry)	Cn = H (with carry)			
L	L	L	L	F=A	F = A MINUS 1	F = A			
L	L	L	н	F = AB	F = AB MINUS 1	F = AB			
L	L	н	L	F = A + B	F = AB MINUS 1	F = AB			
L	L	н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO			
L	н	L	L	F = A + B	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1			
L	н	L	н	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS			
L	н	н	L	F = A + B	F = A MINUS B MINUS 1	F = A MINUS B			
L	н	н	н	$F = A + \overline{B}$	F = A + B	F = (A + B) PLUS 1			
н	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1			
н	L	L	н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1			
н	L	н	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS			
н	L	н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1			
н	н	L	L	F = 0	F = A PLUS A‡	F = A PLUS A PLUS 1			
н	н	L	н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1			
н	н	н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1			
н	н	н	н	F=A	F = A	F = A PLUS 1			

[‡]Each bit is shifted to the next more significant position.



logic symbols[†] and signal designations (active-high data)



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

FIGURE 2 (USE WITH TABLE 2)


TABLE 2

	CELE	CTION		ACTIVE-HIGH DATA						
	SELE	CTION		M = H	M = L; ARITHM	ETIC OPERATIONS				
S 3	S2	S1	so	LOGIC FUNCTIONS	C _n = H (no carry)	$\overline{C}_n = L$ (with carry)				
L	L	L	L	F = A	F = A	F = A PLUS 1				
L	L	L	н	F = A + B	F = A + B	F = (A + B) PLUS 1				
L	L	н	L	F = AB	F = A + B	F = (A + B) PLUS 1				
L	L	н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO				
L	н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1				
L	н	L	н	F=B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1				
L	н	н	L	F = A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B				
L	н	н	н	F = AB	F = AB MINUS 1	F = AB				
н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1				
н	L	L	н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1				
н	L	н	L	F=B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1				
н	L	н	н	F = AB	F = AB MINUS 1	F = AB				
н	н	L	L	F = 1	F = A PLUS A†	F = A PLUS A PLUS 1				
н	н	L	н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1				
н	н	н	L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1				
н	н	н	н	F=A	F = A MINUS 1	F = A				

 $[\]ensuremath{^\dagger}$ Each bit is shifted to the next more significant position.



logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.

