

## Digital logic

### Advantages of digital logic :

- Digital data can be processed and transmitted more efficiently & reliably than analog data
- Effect of noise is less
- Data Compression is possible in digital
- Digital data can be Encrypted ie security is more
- Speed of operation is high
- Power Consumption is less

### Number System

Binary ( ) <sub>2</sub>	Octal ( ) <sub>8</sub>	Decimal ( ) <sub>10</sub>	Hexadecimal ( ) <sub>16</sub>
- 0, 1 Ex:- $(10\cdot11)_2$ $1 \cdot 2^1 + 0 \cdot 2^0 + 1 \cdot 2^1 + 1 \cdot 2^2$	- 0 to 7 Ex:- $(3\cdot71)_8$ $3 \cdot 8^0 + 7 \cdot 8^1 + 1 \cdot 8^2$	- 0 to 9 Ex:- $(22\cdot3)_0$ $2 \cdot 10^0 + 2 \cdot 10^1 + 3 \cdot 10^2$	- 0 to 9, A to F Ex:- $(A4\cdot F)_{16}$ $A \cdot 16^1 + 4 \cdot 16^0 + F \cdot 16^2$

### Conversions :

- ①  $B \rightarrow O$  : 3 places
- $B \rightarrow D$  :  $2^0, 2^1 \dots$
- $B \rightarrow H$  : 4 places

- ②  $O \rightarrow B$  : replace 3 digit binary num
- $O \rightarrow D$  :  $8^0, 8^1 \dots$
- $O \rightarrow H$  :  $O \rightarrow B \rightarrow H$   
replace "4 places"

- ③  $D \rightarrow B$  : 2 |
  - $D \rightarrow O$  : 8 |
  - $D \rightarrow H$  : 16 |
- Bottom up approach

- ④  $H \rightarrow B$  : replace 4 bit bin num for each digit
- $H \rightarrow O$  :  $H \rightarrow B \rightarrow O$   
sep 3 places
- $H \rightarrow D$  :  $16, 16^1 \dots$

### Note :

- Minimum digit in any number system is 0
- Maximum digit in any number system is  $r-1$  ( $r \rightarrow \text{radix}$ )

$$(163.875)_{10} \rightarrow ( )_2$$

$$163 \rightarrow 10100011$$

$$\cdot 875 \times 2 \Rightarrow 1 \cdot 75 \rightarrow 1$$

$$\cdot 75 \times 2 \Rightarrow 1.5 \rightarrow 1$$

$$\cdot 5 \times 2 \Rightarrow 1.0 \rightarrow 1$$

$$(10100011.111)_2$$

$$(673.23)_{10} \rightarrow ( )_8$$

$$673 \rightarrow 100001001$$

$$23 \times 8 \Rightarrow 1 \cdot 84 \rightarrow 1$$

$$84 \times 8 \Rightarrow 6.72 \rightarrow 6$$

$$72 \times 8 \Rightarrow 5.76 \rightarrow 5$$

$$76 \times 8 \Rightarrow 6.08 \rightarrow 6$$

$$08 \times 8 \Rightarrow 0.64 \rightarrow 0$$

$$64 \times 8 \Rightarrow 5.12 \rightarrow 5$$

$$165605 \dots$$

$$\therefore (1241.165605\dots)_8$$

Num of bits reqd to represent 32 digit decimal num in binary is 107 bits

$$32 \text{ digit} \rightarrow 10^{32} - 1$$

### $2^n > \text{Number}$

$$2^n > 10^{32} - 1$$

$$n \log_{10} 2 > 32 \log_{10} 10$$

$$n > \frac{32}{0.3010} \Rightarrow n > 106.3$$

$$n = 107 \text{ bits}$$

Num of digits reqd to rep 126 bit bin num 38 digits

$$126 \text{ bits} \rightarrow 2^{126} - 1$$

$$10^n > 2^{126} - 1$$

$$n > 126 \log_2 2$$

$$n > 126(0.3010)$$

$$n > 37.93$$

$$38 \text{ digits}$$

$$*(CE)_{16} + (A2)_{16}$$

$$\begin{array}{r} CE \\ A2 \\ \hline \end{array}$$

$$\begin{array}{r} 1 \\ 1 \\ 0 \\ \hline \end{array}$$

$$\frac{1}{16} + \frac{1}{2} = 14$$

$$(10)_{16}$$

$$\begin{array}{r} 1 \\ 2 \\ 0 \\ \hline \end{array}$$

$$23 = 1 \cdot 16 + 7 + 1^2$$

$$(17)_{16}$$

$$(2BC)_{16} - (1DE)_{16}$$

$$\begin{array}{r} 2 \\ B \\ C \\ \hline 1 \\ 1 \\ 0 \\ \hline \end{array}$$

$$\begin{array}{r} 1 \\ 1 \\ 0 \\ \hline 1 \\ 1 \\ 0 \\ \hline \end{array}$$

$$\begin{array}{r} 0 \\ 1 \\ 3 \\ \hline 1 \\ 1 \\ 0 \\ \hline \end{array}$$

$$\begin{array}{r} 0 \\ 1 \\ 3 \\ \hline 1 \\ 1 \\ 0 \\ \hline E \\ \hline \end{array}$$

### Types of Complements :

#### Diminished / r-1's Comp

$$\text{For: } r^n - r^m - N$$


N: Given num, n - num of non-fractional bits, m - num of fractional bits

#### Radix / 2's Comp

$$\text{For: } r^n - N$$

### Complements :

- reduce hardware Complexity
- Subtraction can be done using adder
- It affects only negative numbers but not on +ve numbers



Signed numbers

↓  
Sign-magnitude method:

$$\begin{array}{r} \text{Sign } 5 \\ \cancel{+} 5 : \underline{0\ 101} \\ \cancel{-} 5 : \underline{1\ 101} \end{array}$$

$\rightarrow$  2 sep for zero  
 $= 0(0000), -0(1000)$

Note :

Method	Range
sign-magnitude	$-(2^{n-1} - 1)$ to $2^{n-1} - 1$
1's comp	$-(2^{n-1} - 1)$ to $2^{n-1} - 1$
2's comp	$-2^{n-1}$ to $2^{n-1} - 1$

## Sign Extension

For +ve numbers placing and removing 0's at MSB doesn't affect similarly  
For -ve numbers

For -ve numbers placing absolute removing is at MSB doesn't affect

$$\text{Ex:- } -16 \quad \begin{array}{r} \text{2's comp.} \\ \hline 110000 \end{array}, \quad -11110000 \rightarrow -128 + 64 + 32 + 16 \rightarrow -128 + 112 \Rightarrow \boxed{-16}$$

Ex:- 2's comp  $\Rightarrow$   $[F87B]_{16}$  then 2's comp of sp.,

$$\frac{1111}{x} \begin{bmatrix} 1000 & 0111 & 1011 \end{bmatrix}_{\geq 1000} + 8 \rightarrow \begin{bmatrix} 11000 & 0111 & 1011000 \\ [e \quad 3 \quad D \quad 8] \end{bmatrix}$$

## Binary Codes:

Note :	Binary Codes	Examples
	Numeric	8421, Ex-3, Gray, 2421, BCD
	Alpha Numeric	ASCII, EBCDIC
	Weighted	8421, 2421, BCD
	Non-weighted	Ex-3, Gray
Som=9	Self Compliment	2421, 5211, 642-3, 8'4 -2-1, Ex-3
	Not self	5421, BCD
	Cyclic codes/ Reflexive	Gray, 2421

### Self Comp Code:


In any Code a number and its  
d's Comp are complement to each other  
then it is called self Comp code.

$$\text{Excess-3 code : } \begin{array}{c} \text{BCD} + 0011 \rightarrow \begin{array}{l} \text{X} \\ \text{S} \\ \text{3} \end{array} \\ \text{Not-self} \qquad \qquad \qquad \text{Self} \end{array}$$

Gray Code :

Binary to Gray | Gray to Binary

XS-3	Gray	2421	BCD
Numeric self Comp Non weighted)	- Numeric - cyclic - Non weighted	- Numeric - cyclic - weighted → self Comp	- Numeric - Not self



Decimal	binary	BCD	(self) xs-3	(cyclic) Gray	Self selected 2421	Points to remember :
0	0	0000	0011	0000	0000	① Invalid states in xs-3 : 0000, 0001, 0010, 1101, 1110, 1111
1	1	0001	0100	0001	0001	cyclic codes :
2	10	0010	0101	0011	0010	- Convenient for Error detection & correction
3	11	0011	0110	0010	0011	- Implemented using shift registers.
4	100	0100	0111	0110	0100	self Comp codes :
5	101	0101	1000	0111	1011	- Design of chips becomes easy
6	110	0110	1001	0101	1100	ASCII (American standard code for info interchange)
7	111	0111	1010	0100	1101	7 bit code, 1 bit parity
8	1000	1000	1011	1100	1110	48-57 → 0-9 → 11 [0000-1001]
9	1001	1001	1100	1101	1111	65-90 → A-Z → 1000-1001

97-122 → a-z → 1000-1001

EBCDIC (Extended binary Coded decimal Interchange Code) → 8 bit code

∴ Hardware Comp reduces less num of gates reqd less cost More efficient Small size Power consumptions is less

### Boolean Algebra :

Purpose : Complicated fn's can be converted into simple form

### Boolean Laws :

① Commutative law

$$A+B = B+A$$

$$AB = BA$$

② Associative law :

$$A+(B+C) = (A+B)+C$$

$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

③ Distributive law :

$$A+(B \cdot C) = (A+B) \cdot (A+C)$$

$$A(B+C) = AB + AC$$

④ Demorgan's law

$$(A+B)' = A' \cdot B'$$

$$(AB)' = A' + B'$$

### Postulates of Boolean Algebra :

①  $A+0 = 0+A = A$

⑦  $A+A' = 1$

②  $A+1 = 1+A = 1$

⑧  $A \cdot A' = 0$

③  $A \cdot 0 = 0 \cdot A = 0$

⑨  $(A')' = A$

④  $A \cdot 1 = 1 \cdot A = A$

⑩  $A+AB = A$  (Idempotent Law)

⑤  $A+A = A$

⑪  $A+A'B = A+B$

⑥  $A \cdot A = A$

Literals : var + comp (repetitions allowed)

Var: A, B, C ...

Comp: Ā, B̄, C̄ ...

0, 1 ⇒ Not literals

### Note :

- Num. of Boolean fn's possible with boolean variables

2 (var) → 4 possibilities → 2<sup>4</sup> Boolean fn's

n → 2<sup>n</sup> → 2<sup>2<sup>n</sup></sup> = Boolean fn with n-var Boolean algebra

n-any fn for n-any algebra for n-var

(var) → n<sup>n</sup> (fn's) → n<sup>n</sup> fn's

n → var  
n → Algebra  
→ functions

- Num of self dual fn's with n var Boolean Algebra : 2<sup>2<sup>n-1</sup></sup>

- Boolean function of n-variables with 'P' min terms :

$$2^n C_P$$

- Boolean function of n-variables with 'P' max terms : 2<sup>n</sup> - 2<sup>n</sup> C<sub>P</sub>

- Num of Boolean functions with 0, 1, 2, ..., 2<sup>n</sup> minterms : 2<sup>n</sup> C<sub>0</sub> + 2<sup>n</sup> C<sub>1</sub> + 2<sup>n</sup> C<sub>2</sub> + ... + 2<sup>n</sup> C<sub>2<sup>n</sup></sub>

### Duality theorem :

- It will not affect variables (x → x̄)

- 0 → 1

- AND → OR (+)

- XOR → XNOR

- NAND → NOR

Note : If f<sub>D</sub> = f then f is called self dual function

Ex:- AB + BC + CA

- Num of minterms = Num of max terms

- There should not be any mutually exclusive terms.

$$f(x_1, x_2, \dots, x_n) = f(x_1, x_2, \dots, x_n)$$

### Mutually Exclusive terms

$$f(x_1, x_2, x_3, \dots, x_n) = f(x_1' x_2' x_3' \dots x_n')$$

Self dual fn's

Ex:-  $n=2$  ME terms :  $(0,1)(1,2)$   $\Rightarrow 2$  terms  $\Rightarrow 2^2 = 4$

$n=3$  ME terms :  $(0,1,7)(1,6)(2,5)(3,4)$   $\Rightarrow 4$   $\Rightarrow 2^4 = 16$

Note:

$$\Sigma m(\dots) \stackrel{\text{Missing terms}}{=} \Pi M(\dots) \stackrel{\text{Equal}}{=} \Sigma m(\dots) \stackrel{\text{Missing terms}}{=}$$

$$\Sigma m(\dots) \stackrel{\text{Same terms}}{=} \Pi M(\dots) \stackrel{\text{Comp}}{=} \Sigma m(\dots) \stackrel{\text{Same terms}}{=}$$

Note: if  $i \in \Sigma m$  then  $2^n - 1 - i \in \Pi M$  then function is called self dual function

Note: calculating dual for  $\Sigma m(0,1,5,7)$  | calculating compliment for  $\Sigma m(0,1,5,7)$

$$\Sigma m(0,1,5,7)$$

$$\Sigma m(1,3,4,6) \quad \begin{matrix} \text{Same symbol and} \\ \text{abtnt terms} \end{matrix}$$

$$\Pi M(0,1,5,7)$$

$$\Pi M(0,1,5,7) \quad \begin{matrix} \text{different symbol} \\ \text{Same terms} \end{matrix}$$

Complement of Boolean function:

$$f'(x,y) = f_D(x',y')$$


- It will affect variables also ( $x \rightarrow x'$ )
- $0 \rightarrow 1$  | XOR  $\rightarrow$  XNOR
- AND  $\rightarrow$  OR | NAND  $\rightarrow$  NOR

Note: If  $f' = f_D$  then  $f$  is called orthogonal fn

Ex:- XOR

- Note:
- $\Sigma m$   $\rightarrow$  equal :  $\Pi M$  (missing terms)
  - $\Sigma m$   $\rightarrow$  dual :  $\Sigma m$  (missing terms)
  - $\Sigma m$   $\rightarrow$  Comp :  $\Pi M$  (same terms)

Cannonical and standard forms:



Sum of product :

B/w terms : sum

B/w literals : product

$$f(A,B,C) = A\bar{B} + BC$$

$$= \Sigma m(3,4,5,7)$$

Product of sum :

B/w terms : product

B/w literals : sum

$$f(A,B,C) = (\bar{A}+y)(\bar{x}+\bar{z})$$

$$= (\bar{A}+y+z\bar{z})(x+y\bar{y}+\bar{z})$$

$$= \Pi M(1,3,4,5)$$

Logic gates:

① Buffer:

Purpose: For Time delay



② XOR :

- odd bit detector
- parity checking

$$\text{XOR} = \text{XNOR}$$

Bubbled AND  $\equiv$  NOR gate



Bubbled OR  $\equiv$  NAND gate



Universal gate: NOR, NAND

$2 \times 1$  mux

Basic gates: AND, OR, NOT

Single input gate: NOT, Buffer

Properties of XOR:

$$- A \oplus B = A\bar{B} + \bar{A}B$$

$$- A \oplus 0 = A$$

$$- A \oplus 1 = \bar{A}$$

$$- A \oplus A = 0$$

$$- A \oplus \bar{A} = 1$$

$$- \overline{A \oplus B} = A \odot B = \bar{A}\bar{B} + A\bar{B} + \bar{A}B + B\bar{B}$$

$$- A[B \oplus C] = AB \oplus AC$$

$$- A \oplus B \oplus C = A\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + ABC = \Sigma m(1,2,4,7)$$

$$- A \odot B \odot C = A\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + ABC = \Sigma m(1,2,4,7)$$

$$- A \odot B = A \oplus B, A \oplus B,$$

Note:

- If num of variables are even then

$$\text{XOR} = \text{XNOR}$$

- If num of variables are odd then

$$\text{XOR} = \text{XNOR}.$$

\* )  $X \oplus X \oplus X \oplus \dots$

If XOR's are even then o/p is X

If XOR's are odd then o/p is 0


## Properties of logic gates:

	Identity law	Commutative	Associative	Symmetric
AND	✓	✓	✓	✓
OR	✓	✓	✓	✓
NAND	✗	✓	✗	✓
NOR	✗	✓	✗	✓
XOR	✗	✓	✓	✓
XNOR	✗	✓	✓	✓
Implication $A+B$	✓	✗	✗	✗
Check	↓ Same result every time	'a' num must be in $nC_a$	changing brackets method	$f = f'$ & Commutative

\* All symmetric functions are

(3)

Commutative



Symmetric function:

- Complement of sym fn is also sym fn.
- ANDing, ORing of sym fn will give sym fn only.

Distributive law:

- XOR is not distributive on any operation including itself
- AND operation is distributive on XOR
- $A \cdot (B \oplus C) = AB \oplus AC$
- OR oper? is distributive on XNOR
- $A + (BC)C = (A+B) \odot (A+C)$

How to check?



Step 1: Check symmetry  $\Rightarrow$  If symmetric then commutative bcoz

Step 2: Terms with 'a' num must be in  $nC_a$   $\rightarrow$  if requirements met then commutative

$$\text{Ex: } f(w,x,y,z) = \Sigma(0,1,2,4,15)$$

else  
not commutative

No. of n=4

Tern

$\begin{array}{cccc} 0 & 1 & 1 & 1 \\ \text{a}_0 & \text{a}_1 & \text{a}_2 & \text{a}_3 \\ \text{①} & \text{②} & \text{③} & \text{④} \end{array}$  ← num of is.

$$4C_0 = 1 \quad \checkmark \quad \left| \begin{array}{c} 4C_1 = 4 \\ \times \end{array} \right| \quad 4C_2 = 1 \quad \checkmark \quad \rightarrow \text{Not symmetric}$$

$$\text{Add } \Sigma(8) \text{ to } \Sigma(0,1,2,4,15) \rightarrow \Sigma(0,1,2,4,8,15)$$

$$\begin{array}{cccc} 1 & 1 & 1 & 1 \\ \text{a}_0 & \text{a}_1 & \text{a}_2 & \text{a}_3 \\ \text{①} & \text{②} & \text{③} & \text{④} \end{array} \quad \begin{array}{c} 1 \\ 4C_4 \end{array} \quad \rightarrow \text{symmetric}$$

∴ commutative.

Compensation theorem:

$$D \quad AP_1 + A'P_2 + P_1P_2 = AP_1 + A'P_2$$

$$\rightarrow (AP_1)(A'P_2)(P_1+P_2) = (A+P_1)(A'+P_2)$$

Conversions using NAND and NOR:

Basic gate	Symbol	Using NAND gate	Min num of NAND gates	Using NOR gate	Min num of NOR gates
Not	$\neg$	$\neg \text{Do}$	1	$\neg \text{Do}$	1
AND	$=\text{D}$	$\neg \text{Do} \neg \text{D} \text{Do}$	2	$\neg \text{Do} \neg \text{D} \text{Do} \neg \text{D}$ $\neg(A+B) = AB$	3
OR	$=\text{D}$	$\neg \text{D} \neg \text{D} \text{Do} \neg \text{D}$ $\neg(A'B') = A+B$	3	$\neg \text{D} \neg \text{D} \text{Do}$ $\neg B \neg \text{D} \text{Do} \neg \text{D}$ $\neg A \neg \text{D} \text{Do} \neg \text{D}$ $A+B$	2
NAND	$=\text{D}\bar{D}$	$\neg \text{D} \neg \text{D} \bar{\text{AB}}$	1	$\neg \text{D} \neg \text{D} \text{AB} \neg \text{D} \neg \text{D}$ $\neg(A+B)' = AB$	4
NOR	$=\text{D}\bar{\text{D}}$	$\neg \text{D} \neg \text{D} \text{AB} \neg \text{D}$ $\neg(A+B) = AB$	4	$\neg \text{D} \neg \text{D} \text{AB} \neg \text{D} \neg \text{D}$ $\neg(A+B) = AB$	1
XOR	$=\text{D}\bar{\text{D}}$	$\neg \text{D} \neg \text{D} \text{AB} \neg \text{D} \neg \text{D}$	4	$\neg \text{D} \neg \text{D} \text{AB} \neg \text{D} \neg \text{D}$ $\neg(A+B) = AB$	5
XNOR	$=\text{D}\bar{\text{D}}\bar{\text{D}}$	$\neg \text{D} \neg \text{D} \text{AB} \neg \text{D} \neg \text{D} \neg \text{D}$	5	$\neg \text{D} \neg \text{D} \text{AB} \neg \text{D} \neg \text{D} \neg \text{D}$	4

### Note:

- To design  $n$  i/p NAND gate, min num of 2 i/p NAND gates reqd is  $2^{n-3}$
- To design  $n$  i/p NOR gate, min num of 2 i/p NOR gates reqd is also  $2^{n-3}$

### Designing of Boolean fn using NAND:

- Step①: Given fn should be in SOP
- Step②: Design AND-OR circuit
- Step③: Replace AND with NAND and OR with bubbled OR
- Step④: Replace Bubbled OR with NAND gate



### Designing of Boolean fn using NOR:

- Step①: Given function should be in POS
- Step②: Design OR-AND circuit
- Step③: Replace OR with NOR and AND with Bubbled AND
- Step④: Replace Bubbled AND with NOR

### K-maps: (Karnaugh maps)

Purpose: ~~use of k-maps~~ Complicated functions can be simplified.

- If num of terms are less we use boolean algebra.
- If num of terms are more we use K-maps.
- K-map is a systematic graphical method which consists of  $2^n$  cells for n-var k-map



- While forming groups atleast one term should be independent otherwise it is redundant

### Types of K-maps

#### Completely specified fn

$$\text{Ex: } F(A,B,C) = \Sigma(3,5,6)$$

#### Incompletely specified functions

$$\text{Ex: } F(A,B,C) = \Sigma(3,5,6) + \Sigma(1,2)$$

#### Variable entrant K-map

- used to represent higher values into lower maps

### Note:

- Grouping of all minterms/max terms are compulsory
- Grouping of all don't cares are not compulsory

### Note:

$$xy + \bar{x}z + yz \text{ pqrst} \dots = xy + \bar{x}z$$

Note:	Var Eliminated	remaining
pair ( $2^1$ )	1	$n-1$
quad ( $2^2$ )	2	$n-2$
octet ( $2^3$ )	3	$n-3$
:	:	:
$(2^n)$	$n$	0

Implicant: It is a set of all adjacent minterms nothing but group of all possible combinations of octet, quad, pair --- etc

- It also considers redundant terms.

Prime Implicant: It is an implicant which is not a subset of another implicant (PI) [smallest product term]

Essential prime implicant: It is a prime implicant which contains atleast one minterm (EPI) [which cannot be covered by other prime implicants]

$$\text{EPI} \subseteq \text{PI} \subseteq I$$

$$\text{Ex: } E_m(0,1,2,5,6,7)$$

A	D	C	B	o/p
0	1	0	1	1
1	1	1	0	1

$$\text{PI: } 6$$

$$\text{EPI: None}$$



$AB + BC + CA \Rightarrow$  Majority gate  
 $S(3,5,6,7)$  Self dual fn  
 carry in Full adder


### ② Adders

Half Adder      Full Adder

Half Adder :-

Step ① : It is a CLC consists of 2 i/p's and 2 o/p's

Step ② : logic diagram




Step ③ : Truth table


A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$S = A'B + AB$   
 $B = A \oplus B$   
 $C = AB$

Step ④ : logic ckt



Q To design FA using HA, num of HA reqd 2  
 num of basic gates reqd 1 (or gate)




### ③ Subtractor

Half Subtractor

Step 1 : Consists of 2 i/p's & 2 o/p's

Step 2 : logic diagram




Step 3 : Truth table

A	B	d	b
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$d = A'B + AB'$   
 $b = A'B$

Step 4 : logic ckt




$$\begin{aligned} C &= (A \oplus B)C + AB \\ &= AB'C + A'BC + ABC \\ &= A'BC + B(A + C) \\ &= C(B + A) + BA \\ C &= AB + BC + CA \end{aligned}$$

Full Subtractor:

Step 1 : 3 i/p's and 2 o/p's

Step 2 : logic diagram




Step 3 : Truth table


A	B	C	d	b
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\begin{aligned} d &= A \oplus B \oplus C = S(1,2,4,7) \\ b &= A'B + BC + A'C = S(1,2,3,7) \end{aligned}$$

Step 4 : logic ckt



Q) To design FS, num of HS 2  
num of basic gates 1(OR)



$$b = (\overline{A} \oplus B)C + A'B$$

$$= (A'B' + AB)C + A'B$$

$$= A'B'C + ABC + A'B$$

$$= A'B + BC + AC$$

Points to remember :

	Half adder	Full adder
NAND	5	9
NOR	5	9


\* Num of MUX(2x1) reqd to implement HA is 3  
\* Min num of logic gates to implement HA is 3  
(Except XOR & XNOR)

\* 1 Full Adder = 2 Half Adder + 1 OR gate.  
1 Full Adder = 1 Full subtractor + 1 Not gate

### ③ Binary or parallel Adder :

4 bit parallel Adder :

Note : n-bit parallel Adder requires n FA or  $(n-1)$  FA and 1 HA




In sum view  
Adders → same subtractor

In carry view  
Adders → As inverted subtractor

$$\begin{aligned} n\text{-bit } II \text{ Adder} &= (n-1) FA + 1 HA \\ &= (n-1)[2HA + 1OR] + 1HA \end{aligned}$$

$$n\text{-bit } II \text{ Adder} = (2n-1) HA + (n-1) OR$$



Note : Time reqd for n-bit parallel Adder is

$$\text{Time} = (n-1) T_c + \max [T_s, T_c]$$

$T_c$  = Time reqd to produce carry


$T_s$  = Time reqd to produce sum

### ④ Parallel adder :

→ In parallel adder carry at any stage depends on all previous carry. So, time reqd for Adder is more. Hence parallel adder is a slow adder

↓ sol  
(carry look ahead adder)

### ④ Carry look ahead adder :



$$C_{i+1} = G_i + P_i C_i$$

Note :

n-bit carry look ahead adder  
AND gates  $\rightarrow \frac{n(n+1)}{2}$ ,  
OR gates  $\rightarrow n$

For a 4-bit carry look ahead adder ..

case1 : i=0 ;  $C_1 = G_0 + P_0 C_0$

case2 : i=1 ;  $C_2 = G_1 + P_1 [G_0 + P_0 C_0]$

case3 : i=2 ;  $C_3 = G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_0]$


case4 : i=3 ;  $C_4 = G_3 + P_3 [G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0]$

### ⑤ Carry look ahead adder :

→ carry at any stage depends only on initial carry but not on prev carry. Hence carry look ahead adder is the fastest adder

### ⑤ Magnitude Comparator (MC)

- Step 1: It is a CLC consists of 2 ip's and 3 op's  
Step 2: logic diagram



Step 3: Truth table


A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	0	0

$$A > B \rightarrow A' B$$


$$A = B \rightarrow A \oplus B$$

$$A < B \rightarrow A' B$$

Step 4: logic ckt



(or)



optimal (3not, 2AND, 1OR)

Points to remember:

- For n bit MC, Total num. of combinations -  $2^{2n}$
- + For n bit MC, Total num. of equal comb( $A=B$ ) -  $2^n$
- In MC, the num. of Combinations for  $A > B$  and  $A < B$  are equal
- For n bit MC, Tot num. of comb for ( $A > B$ ) or ( $A < B$ ) -  $\frac{2^{2n} - 2^n}{2} = 2^{n-1} [2^n - 1]$


Note:

XNOR - Equality detector ; XOR - odd bit detector

### ⑥ Decoders :

- Step 1: It is a CLC which consists of n ip's and  $2^n$  op's.


Step 2: logic diagram



2x4 Decoder:

- Step 1: A B  $\rightarrow$  2 ip's  $y_0, y_1, y_2, y_3 \rightarrow$  4 op's


Step 2: logic diagram



Step 3: Truth table

En	A	B	$y_3$	$y_2$	$y_1$	$y_0$
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0
0	x	x	0	0	0	0

Step 4: logic ckt



Note:

- Internal ckt of decoder consists of AND gates
- Internal ckt of encoder consists of OR gates
- To design decoder the given fn should be in ssop
- To design encoder the given fn should be in spos


Note:

- while designing larger decoders with smaller decoders always the num. of decoders are odd

### Implementing Full Adder using decoder:

$$\text{sum} = A \oplus B \oplus C = A\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C + ABC = \Sigma(1, 2, 4, 7)$$

$$\text{carry} = AB + BC + CA = ABC + A\bar{B}C + \bar{A}BC + A\bar{B}\bar{C} = \Sigma(3, 5, 6, 7)$$



Design  $10 \times 1024 D$  Using  $3 \times 8 D$ :

**Note:** Decoden at each level =  $\frac{\text{Reqd dlp}}{\text{Given dlp}}$

$$\begin{aligned} \text{Now, Level 1: } & \frac{1024}{8} \rightarrow 128 \\ \text{Level 2: } & \frac{128}{8} \rightarrow 16 \\ \text{Level 3: } & \frac{16}{8} \rightarrow 2 \\ \text{Level 4: } & \frac{2}{8} \rightarrow \lceil 0.25 \rceil \rightarrow 1 \end{aligned}$$

(147 odd)

$\rightarrow 1 (3 \times 8 \text{ decoder})$   
 $2 (4 \text{ input OR gates.})$

Design  $5 \times 32 D$  using  $2 \times 4$  &  $3 \times 8$

Reqd:  $5 \times 32$       Avail:  $2 \times 4, 3 \times 8$

$$\text{level 1: } \frac{32}{8} \rightarrow 4$$

$$\text{level 2: } \frac{4}{4} \rightarrow 1$$

(5 odd)

$\therefore 4 (3 \times 8 D)$  and  $1 (2 \times 4 D)$

### (7) Encoders: (Reverse operation of decoder)


- It is a CLC which consists of  $2^n$  inputs and  $n$  outputs
- logic diagram



4x2 Encoder:

Step 1:  $E_0 E_1 E_2 E_3 \rightarrow$  3lp's,  $y_0 y_1 \rightarrow$  2lp's.

Step 2: logic diagram




Step 3: Truth table

$E_0$	$E_1$	$E_2$	$E_3$	$y_0$	$y_1$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

$$y_0 = \overline{E_0} \overline{E_1} [E_2 \oplus E_3]$$

$$y_1 = \overline{E_0} \overline{E_2} [E_1 \oplus E_3]$$




**Note:** Encoders work properly if only 1 lp is active high, if more than one lp is active high then encoders give invalid dlp

↑ set  
Priority encoder


### Priority Encoder:

$E_0$	$E_1$	$E_2$	$E_3$	$y_0$	$y_1$
1	0	0	0	0	0
x	1	0	0	0	1
x	x	1	0	1	0
x	x	x	1	1	1



$$y_0 = E_2 E_3 + E_3 \Rightarrow E_3 + E_2$$

$$y_1 = E_1 \bar{E}_2 \bar{E}_3 + E_3 \Rightarrow E_3 + E_1 \bar{E}_2$$



### Design 6x6 Encoder Using 4x2 Encoder:

Note: Num of Encoders reqd at each level =  $\frac{\text{read slp}}{\text{given slp}}$

Given: 6x6

Given: 4x2


Level 1:  $\frac{64}{4} \Rightarrow 16$

Level 2:  $\frac{16}{4} \Rightarrow 4$

Level 3:  $\frac{4}{4} \Rightarrow 1$

### ⑧ Multiplexer: (MUX)


- It is a c/c which consists of  $2^D$  inputs and a single o/p with 'n' selection lines.
- Logic diagram



### Design 4x1 MUX:


Step 1: I/p's:  $I_0, I_1, I_2, I_3$ ; O/p's:  $y$ ; selection lines:  $S_1, S_0$

Step 2: logic diagram



Step 3: Truth table

$S_1$	$S_0$	$y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$



$$y(S_1, S_0) = S_1 S_0 I_0 + S_1 \bar{S}_0 I_1 + \bar{S}_1 S_0 I_2 + \bar{S}_1 \bar{S}_0 I_3$$

### Note : Multiplexer

- sharing of many signals through single channel
- Many to one
- Data selector
- Converts parallel data to serial data

### Demultiplexer

- Distributing one signal to many signals
- One to many
- Data distributor
- Converts serial data to parallel data.

## Multiplexer design models

Fn of p's = Selection p's


Design directly

Ex:-  $F(A_1B_1C) = \text{Em}(2,4,6)$  using  $8 \times 1$  MUX

$$\text{Fn of p's} = A_1B_1C = 3$$

$$\text{selection} = \frac{3}{2 \times 1} = 3$$

logic 1



- No Extra H/w

Fn of p's > Selection p's

Implementation table method


Ex:-  $F(A_1B_1C) = \text{Em}(2,4,6)$  using  $4 \times 1$  MUX

$$F_I = 3$$

$$S_I = 2$$


Implementation table

	$I_0$	$I_1$	$I_2$	$I_3$
A	0	1	2	3
A	4	5	6	7
	-	-	0	1



- requires H/w

	$I_0$	$I_1$	$I_2$	$I_3$
E	0	2	4	6
C	1	3	5	7
	0	0	0	0




Extra H/w

## Full Adder Carry using $4 \times 1$ MUX :

$$\text{Carry} = AB + BC + CA = \text{Em}(3,5,6,7)$$

$$F_I = 3, S_I = 2 \quad F_I > S_I$$

	$I_0$	$I_1$	$I_2$	$I_3$
A	0	1	2	3
A	4	5	6	7
	0	A	A	1




No Extra H/w

## Full Adder Sum using $4 \times 1$ MUX :


$$\text{Sum} = A \oplus B \oplus C = \text{Em}(1,2,4,7)$$

$$F_I = 3, S_I = 2 \quad F_I > S_I$$

	$I_0$	$I_1$	$I_2$	$I_3$
A	0	1	2	3
A	4	5	6	7
	A	A	A	A




(Not-gate)  
Extra H/w




$$F = (B'C + BC')(0) + (B'C + BC')A \\ = ABC + ABC'$$


Note :  $2 \times 1$  MUX acts as a universal logic gate




NOT:




OR



AND




Buffer




NOR :-

Note :


Num of mux reqd at each level =  $\frac{\text{Add. I/p}}{\text{Gen. I/p}}$



NAND




XOR



XNOR

## ① Demultiplexer : (Reverse operation of mux)

- It is a CLC which consists of single 1Op and  $2^n$  op's with  $n$  selection lines.
- logic diagram




Note :

$$\text{Num of Demux reqd at each level} = \frac{\text{Reqd Op}}{\text{Given Op}}$$

Construct 1x4 Demux :

Step 1 : 1Op (I) ; op's :  $O_0, O_1, O_2, O_3$

Step 2 : logic diagram




Step 3 : Truth table

$S_1, S_0$	$O_0$	$O_1$	$O_2$	$O_3$
0 0	I	0	0	0
0 1	0	I	0	0
1 0	0	0	I	0
1 1	0	0	0	I

$$O_0 = S_1' S_0 I; O_1 = S_1' S_0 I; O_2 = S_1 S_0 I; O_3 = S_1 S_0 I$$

Step 4 : logic circuit



Other topics :

① Memory Expansion :

Address Expansion

Decoders are used

Basic :  $1K \times 8$

Target :  $4K \times 8$

Num of vars & cols  $\rightarrow$  Target  $\overline{\rightarrow}$  Basic

$$= \frac{4K \times 8}{1K \times 8} = 4 \times 1$$

4 chips reqd

2x4 devided

Data Expansion

Basic :  $1K \times 8$

Target :  $8K \times 16$

Num of vars & cols  $\rightarrow$  Target  $\overline{\rightarrow}$  Basic

2 chips reqd

Address & Data Expansion

→ Decoders are used

Basic :  $1K \times 8$

Target :  $8K \times 16$

Num of vars & cols  $\rightarrow$  Target  $\overline{\rightarrow}$  Basic

$$\frac{64 \times 2}{1K \times 8}$$

$= 64 \times 2$   
vars cols  
 $= 128$  chips reqd

6x 64 Decoder reqd

② PLA : (Programmable logic array)  $\rightarrow$  AND ROM OR ROM

- Supports minimization

- Size of PLA is measured in terms of links ie

Num of links :  $(2n + q)P$

$n \rightarrow$  num of vars in fns

$P \rightarrow$  independent products

$q \rightarrow$  Total num of fns

$$P_1 P_2 \\ A + BC$$

$$P_3 P_4 \\ AB + BC + CA$$


$$P_5 P_6 \\ AB + AB + AC$$

$$n = 3, P = 6, q = 3$$

$$\text{Num of links} = \frac{(2n + q)P}{(2 \times 3 + 3) \times 6} \\ \Rightarrow 54 \text{ links}$$

## Sequential Circuits:

- A circuit in which present o/p not only depends on present i/p but also on previous o/p is called sequential logic circuit.



### 1) FlipFlop :


- used to store 1 bit data
- Edge triggered

SLC = CLC + Memory Element

#)	CLC	SLC
1)	- Can't store data	- Can store data
	- Faster	- Slower
	- parallel adder, mux, demux etc	- serial adder, register, counter etc


→ SR FF {2*i*p  
→ JK FF  
→ D FF {i*p*  
→ T FF  
2 o/p's (an&n)

↓  
Flip flop ckt :



a) SR FlipFlop : (set=1, reset=0)

Step 1 : Logic ckt



Step 2 : Characteristic table / Truth table

S	R	Qn	Qn+1	State
0	0	0	0	
0	0	1	1	Memory
0	1	0	0	
0	1	1	0	Reset
1	0	0	1	Set
1	0	1	1	
1	1	0	X	Invalid
1	1	1	X	Invalid

$$o/p = \Sigma(1,4,5) + \Sigma(6,7)$$

$$Q_{n+1} = S + R'Q_n$$

Step 3 : Excitation table

Qn	Qn+1	S R
0	0	0 X
0	1	1 0
1	0	0 1
1	1	X 0

$$\begin{aligned} S &= Q_{n+1} \\ R &= \bar{Q}_{n+1} \end{aligned}$$

Step 4 : Simplified Truth table.


S	R	Qn+1
0	0	Qn
0	1	0
1	0	1
1	1	X

∴ When S=1, R=1 next state value is not determined

→ JK FlipFlop

b) JK FlipFlop

Step 1 : Logic ckt



Step 2 : Characteristic table

J	K	Qn	Qn+1	state
0	0	0	0	
0	0	1	1	Memory
0	1	0	0	Reset
0	1	1	0	Set
1	0	0	1	Set
1	0	1	1	
1	1	0	1	Toggle
1	1	1	0	Toggle

$$Q_{n+1} = E(4,5,6)$$

$$Q_{n+1} = JQ_n + K'Q_n$$

Step 3 : Excitation table

Qn	Qn+1	J K
0	0	0 X
0	1	1 X
1	0	X 1
1	1	X 0


$$\begin{aligned} J &= Q_{n+1} \\ K &= \bar{Q}_n \end{aligned}$$

Step 4 : Simplified Truth table

J	K	Qn+1
0	0	Qn
0	1	0
1	0	1
1	1	Qn

## Sequential Circuits :

- A circuit in which present o/p not only depends on present i/p but also on past o/p is called sequential logic circuit




### FlipFlop :

- used to store 1 bit data
- Edge triggered

$$SLC = CLC + \text{Memory Element}$$


*	CLC	SLC
-	can't store data	can store data
-	Faster	slower
-	parallel adder, MUX, Demux etc	serial adder, register, counter etc

### FlipFlop ckt :



#### a) SR FlipFlop : ( $S=1, R=0$ )

Step 1 : logic ckt



Step 2 : characteristic table / Truth table

S	R	Qn	Qn+1	State
0	0	0	0	Memory
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	X	Invalid
1	1	1	X	

$$Qn = S + R'Qn$$

Step 3 : Excitation table

Qn	Qn+1	S = R
0	0	0 X
0	1	1 0
1	0	0 1
1	1	X 0

$$S = Qn+1$$

$$R = \bar{Qn+1}$$


Step 4 : Simplified Truth table.

S	R	Qn+1
0	0	Qn
0	1	0
1	0	1
1	1	X

∴ when  $S=1, R=1$  next state value is not determined  $\rightarrow$  JK FlipFlop


- SR FF { 2 i/p }
- JK FF { i/p }
- D FF { 2 i/p }
- T FF { 2 i/p }

### FlipFlop ckt :



#### b) JK FlipFlop

Step 1 : logic ckt



Step 2 : characteristic table

J	K	Qn	Qn+1	state
0	0	0	0	Memory
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	1	Toggle
1	1	1	0	

$$Qn+1 = JQn + K'Qn$$

Step 3 : Excitation table

Qn	Qn+1	J	K
0	0	0 X	
0	1	1 X	
1	0	X 1	
1	1	X 0	

$$J = Qn+1$$


$$K = \bar{Qn+1}$$

Step 4 : simplified Truth table

J	K	Qn+1
0	0	Qn
0	1	0
1	0	1
1	1	Qn

### →) T FlipFlop :

Step 1 : logic ckt



Step 2 : characteristic table

T	Qn	Qn+1	state
0	0	0	
0	1	1	Memory
1	0	1	
1	1	0	Toggle

$$Q_{n+1} = T \oplus Q_n$$

Step 3 : Excitation table

Qn	Qn+1	T
0	0	0
0	1	1
1	0	1
1	1	0

$$T = Q_n \oplus Q_{n+1}$$

Step 4 : simplified truth table

T	Qn+1
0	Qn
1	Qn

Note :

FF's	Characteristic Expr	Excitation Expr	states
SR	$Q_{n+1} = S + R' Q_n$	$S = Q_{n+1}, R = \overline{Q_{n+1}}$	Set, Reset, memory
JK	$Q_{n+1} = J Q_n + K' \overline{Q_n}$	$J = Q_{n+1}, R = \overline{Q_{n+1}}$	Set, Reset, memory, Toggle
T	$Q_{n+1} = T \oplus Q_n$	$T = Q_n \oplus Q_{n+1}$	memory, Toggle
D	$Q_{n+1} = D$	$D = Q_{n+1}$	Set, Reset

- \* ) D FF is used to introduce time delays  
↓  
used as buffer gate
- \* ) D FF  
time delay  
data

### Flip Flop Conversions :

Step 1 : Get characteristic table of Target flip flop



Step 2 : Replace next state (output) using excitation table of given FF

Step 3 : Get Expr for i/p's of given FF and realize them

### Clock :


- Clock is used to change the clp of any circuit at a specified point.
- Clock is a particular type of signal that oscillate between high and low state.
- Clock signal is produced by clock generator
- Clock is in the form of square wave with a fixed constant frequency.

### Types of clock :



### Race around problem:

In JK FF when  $J=1$  and  $K=1$ , QP continuously changes from 0 to 1 and 1 to 0. This problem is called race around problem.



### Race around Condition

$$T_{1/2} > T_{pd}$$

$T \rightarrow$  Time period of CLK

$T_{pd} \rightarrow$  prop delay

### Conditions to overcome racing:

- $T_{1/2} < T_{pd}$  (Practically not possible)
- Edge triggering
- Master slave Flip flop



{ feasible

Master slave Flip flop: (constructed using 2 FF's but used to store only one bit)

Note: Race around problem occurs only on level triggered but not on edge triggered

~~Master slave FF is same as -ve Edge triggering~~

### Logic circuit:



### Registers:

- Group of flip-flops is called register
- For n-bit register we require n flip-flops
- Generally D flip-flops are used in registers.

### Shift register:


- A register in which shifting of data is possible in one or both directions is called shift reg.
- Shift registers are capable of doing,
  - (i) serial loading
  - (ii) parallel loading
  - (iii) left shift opem (multiply by 2)
  - (iv) right shift opem (divide by 2)

If all functionalities present  
Universal shift reg

### Types


- SISO (slowest)
- SIPO } → used in transmitting + receiving section in computer networks
- PISO } → used in transmitting + receiving section in computer networks
- PIPO (fastest)

### Operations on shift register:



Note:	Reg	loading	scanning	Total Cycles reqd
SISO	n	n-1		$2n-1 \rightarrow$ slowest
SIPO	n	0		n
PISO	1	n-1		$n+1$
PIPO	1	0		1 $\rightarrow$ fastest

Q) A right shift reg



After how many CLK pulses

$$QD = 1010 \quad 7 \text{ CLKs}$$

clk	$Q_3 Q_2 Q_1 Q_0$	$Q_3, Q_2, Q_1, Q_0$
0	-	1 0 1 0
1	1	1 1 0 1
2	0	0 1 1 0
3	0	0 0 1 1
4	0	0 0 0 1
5	1	1 0 0 0
6	0	0 1 0 0
7	1	1 0 1 0

### ③ Counters:

- A Counter is a register that goes through pre-defined sequence of states


Modulus of a Counter: (Mod N)

- Total num of different states present in a Counter

- Counter is also used for frequency division

Mod N Counter:

- Also called as divided by N Counter



Applications:

- Frequency division

Note:

$$\text{Num of states (N)} \leq [2^n]; n - \text{num of FF's}$$

Note:

$$\text{Mod } N_1 \text{ --- Mod } N_2 = \text{Mod } N_1 N_2$$

Note:

$$\text{freq}(t) = \frac{1}{n \cdot t_{pd}}; t_{pd} = \text{prop delay}$$


$$\text{Time period (T)} = \frac{1}{f} = n \cdot t_{pd}$$

Note: sequential logic cts

synchronous SLC

→ same clock pulse is applied for all flip flops

→ QD changes at the same time




asynchronous SLC

→ only first FF is connected by clock and gen CLK signals

one QD of prev FF

→ QD changes at diff time



Types of Counters

Async Counters (Ripple)

→ Up Counter  
→ Down Counter


Sync Counters

→ Ring Counter  
→ Johnson Counter  
(Twisted ring counter)

Asynchronous Counters: (JK FF's were used)

(Free)  
(self)

① Up Counter: (Also called as  $2^n : 1$  Counter)




Initially  
 $Q_0 = Q_1 = Q_2 = 0$

→ next Flip flop clock is given from  $Q_1$

→ For a n bit Async Up Counter output repeats after  $2^n$  clocks

CLK	$Q_2 Q_1 Q_0$	* ) QD changes for each CLK pulse
0	0 0 0	
1	0 0 1	* ) QD changes when Q0 changes from 1 to 0
2	0 1 0	
3	0 1 1	* ) QD changes when Q1 changes from 1 to 0
4	1 0 0	
5	1 0 1	* ) QD changes when Q2 changes from 1 to 0
6	1 1 0	
7	1 1 1	
8	0 0 0	

### ② Down Counter : (Also called as $2^n:1$ Counter) [Free form]



Initially  $Q_0 = Q_1 = Q_2 = 0$

- Next Flip-flop clock is given from  $\bar{Q}_1$
- For a  $n$ -bit Async down counter the clp changes after  $2^n$  clocks

CLP	$Q_0$	$Q_1$	$Q_2$
0	0	0	0
1	1	1	1
2	1	1	0
3	1	0	1
4	1	0	0
5	0	1	1
6	0	1	0
7	0	0	1
8	0	0	0

- \*)  $Q_0$  changes for each clp pulse
- \*)  $Q_1$  changes when  $Q_0$  changes from 0 to 1
- \*)  $Q_2$  changes when  $Q_1$  changes from 0 to 1

#### Note :

In Down Counter if -ve Edge clp is replaced with +ve Edge clock then it acts as up counter

In Up Counter if -ve Edge clp is replaced with +ve Edge clock then it acts as down counter


**Note :** For  $n$ -bit counter of up counting value is  $P$  then down counting value is ' $2^n - P$ '

(ex)  
Apply 1's comp to up counting value.

Clock	Next FF Clock	Counter
-ve edge	$Q_1$	Up
-ve edge	$\bar{Q}_1$	Down
+ve Edge	$Q_1$	Down
+ve Edge	$\bar{Q}_1$	Up

### Synchronous Counter : (D FF's were used)

#### ① Ring Counter : (Also called as $n:1$ counter)




Initially  $Q_0 = 1, Q_1 = 0, Q_2 = 0$

CLP	$D_A$	$D_B$	$D_C$	$Q_0$	$Q_1$	$Q_2$	In Ring Counter
0	-	-	-	1	0	0	$D_A = Q_C$
1	0	1	0	0	1	0	$D_B = Q_A$
2	0	0	1	0	0	1	$D_C = Q_B$
3	1	0	0	1	0	0	

②  $n$  bit sync ring counter repeats after  $n$  clocks

#### ③ Johnson Counter ( $2n:1$ Counter) (Twisted ring counter)



Initially  $Q_A = Q_B = Q_C = 0$

$n$  bit johnson counter repeats after  $2n$  clock pulses

CLP	$D_A$	$D_B$	$D_C$	$Q_0$	$Q_1$	$Q_2$
0	-	-	-	0	0	0
1	1	0	0	1	0	0
2	1	1	0	1	1	0
3	1	1	1	1	1	1
4	0	1	1	0	1	1
5	0	0	1	0	0	1
6	0	0	0	0	0	0


$Q_A = Q_C$ ;  $Q_B = Q_A$ ;  $D_C = Q_B$

Notes : Counter	MOD	Also called	clp freq
Async (ripple ( $n$ bit up/down)	$2^n = N$	$2^n:1$	$f_o = \frac{f_i}{2^n}$
Ring Counter	$n=N$	$n:1$	$f_o = \frac{f_i}{n}$
Johnson Counter (twisted ring)	$2n=N$	$2n:1$	$f_o = \frac{f_i}{2n}$

**Note :** By default when Counter Name is not mentioned we take  $N=2^n$

— The end —

### Design of Shift Counter ( $2^n-1$ :1 Counter)



Initially  $Q_A = 1$ ,  $Q_B = 0$ ,  $Q_C = 1$

$n$ -bit shift counter repeats after  $2^n-1$  Cycles


$$D_A = Q_B \oplus Q_C ; D_B = Q_A ; D_C = Q_B$$

CLR	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>
0	-	-	-	1	0	1
1	1	1	0	1	1	0
2	1	1	1	1	1	1
3	0	1	1	0	1	1
4	0	0	1	0	0	1
5	1	0	0	1	0	0
6	0	1	0	0	1	0
7	1	0	1	1	0	1

$Q_A = Q_B = Q_C = 0$

Not self  
Not free

$$f_0 = \frac{f_i}{2^{n-1}}$$


Ex:- 1) 

2) FF's = 2 & Type = T

PS	NS		T <sub>A</sub>	T <sub>B</sub>
	Q <sub>A</sub> Q <sub>B</sub>	Q <sub>A'</sub> Q <sub>B'</sub>		
00	0 0	0 1	0	1
01	0 1	1 1	1	0
11	1 1	1 0	0	1
10	1 0	0 0	1	0

$$T_A = Q_A' Q_B + Q_A Q_B' = Q_A \oplus Q_B$$

$$T_B = Q_A' Q_B' + Q_A Q_B = Q_A \oplus Q_B$$



### Note:

Self Starting Counter: Ensures counting whatever may be the initial state

Free running Counter: If Counter Contains all possible states in closed path.

### Preset and Clear:

Pr	clr	Action
0	0	Not valid
0	1	Set
1	0	Reset
1	1	No effect

