Name: V. Sajeevan.

Index Number: 160544C

Practical Date: 31.08.2017

Submission Date: 07.09.2017

REPORT ON LAB 2 BEHAVIORAL SIMULATION


Assigned Lab Task

- Simplify the Boolean function that can find the prime numbers between o and 15.
- Build a logic circuit for that.
- Generate a project in Xilinx ISE Design Suite for the circuit.
- ♦ Assign various input combinations to check it.
- ◆ Use BASYS2 to verify the functionality of it.

Simplifying the Boolean expression


$$F(A,B,C) = \sum (2,3,5,7,11,13)$$

Karnaugh Map



 $F = \bar{A}\bar{B}D + \bar{A}BC + \bar{B}CD + B\bar{C}D$


Schematic circuit diagram from ISE



Test Bench code having all possible inputs and outputs

```
-- *** Test Bench - User Defined Section ***
36
          tb : PROCESS
37
          BEGIN
               -- Make sure to set initial values for A, B, C, & D
38
39
              B <= '0';
40
              C <= '0';
41
               D <= '0';
42
43
               -- Repeat signals to form waveforms
44
              ABC loop: LOOP
                   WAIT FOR 1 ns;
45
46
                   D <= NOT D; -- invert D
47
                   WAIT FOR 1 ns:
                   D <= NOT D;
48
49
                   C <= NOT C;
                   WAIT FOR 1 ns;
50
                   D <= NOT D;
51
52
                   WAIT FOR 1 ns;
53
                   D <= NOT D;
54
                   C <= NOT C;
55
                   B <= NOT B;
                   WAIT FOR 1 ns;
56
57
                   D <= NOT D;
               -- fill the rest to get proper sequence
58
59
                   WAIT FOR 1 ns;
60
                   D <= NOT D;
61
                   C <= NOT C;
62
                   B <= NOT B;
                   A <= NOT A;
63
64
               END LOOP ABC loop;
65
               WAIT; -- will wait forever
          END PROCESS;
66
67
         *** End Test Bench - User Defined Section ***
      END;
68
```

Timing Diagram from ISim showing all possible inputs and outputs



Conclusion

At the end of this lab, I was able to design and develop simple logic circuit using schematics and was able to verify the functionality of those circuits through simulation and verify its functionality on the development board.