

Name: V. Sajeewan.

Index Number: 160544C

Practical Date: 21.09.2017

Submission Date: 28.09.2017

Subject : CS 2052 Computer Architecture

REPORT ON LAB 5


COUNTER WITH EXTERNAL INPUT

Lab Task:


- Completing the truth table for the given three bit counter by using the excitation table of a D flip flop.
- Using Karnaugh Maps to simplify the expressions for inputs D0, D1 and D2.
- Building the 3-bit counter using D Flip Flops and other logic gates.
- Verify the functionality of the counter using simulator and also using the BASYS2 board.

Q _t			B	Q _{t+1}			D ₂	D ₁	D ₀
Q ₂	Q ₁	Q ₀		Q ₂	Q ₁	Q ₀			
0	0	0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	1	0	0
0	0	1	0	0	1	1	0	1	1
0	0	1	1	0	0	0	0	0	0
0	1	1	0	1	1	1	1	1	1
0	1	1	1	0	0	1	0	0	1
1	1	1	0	1	1	0	1	1	0
1	1	1	1	0	1	1	0	1	1
1	1	0	0	1	0	0	1	0	0
1	1	0	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0	0	0
1	0	0	1	1	1	0	1	1	0

Karnaugh Maps:



Schematic Circuit diagram:



```
B<='1';
CLOCK<= NOT CLOCK;
WAIT FOR 1 ns;
CLOCK<= NOT CLOCK;
WAIT FOR 1 ns;
CLOCK<= NOT CLOCK;
WAIT FOR 1 ns;
CLOCK<= NOT CLOCK;
WAIT FOR 1 ns;
CLOCK<= NOT CLOCK;
WAIT FOR 1 ns;
CLOCK<= NOT CLOCK;
WAIT FOR 1 ns;
CLOCK<= NOT CLOCK;
WAIT FOR 1 ns;
CLOCK<= NOT CLOCK;
WAIT FOR 1 ns;
CLOCK<= NOT CLOCK;
WAIT; -- will wait forever
END PROCESS;
-- *** End Test Bench - User Defined Section ***
END;
```

