Name: V. Sajeevan.

Index Number: 160544C

Practical Date: 07.09.2017

Submission Date: 14.09.2017

REPORT ON LAB 3 RIPPLE CARRY ADDER

Lab Task:

- Finding the Boolean expression for Half Adder (HA) and Full Adder (FA) and simplifying them by using the truth table.
- Building an HA circuit using basic logic gates, simulating it and creating an HA symbol.
- Building an FA circuit using HAs and basic logic gates, simulating it and creating an FA symbol.
- Building a 4-bit Ripple Carry Adder (RCA) using FAs, simulating it and testing on BASYS2.

Half Adder


Truth table and Boolean expression:

A	В	S	С
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \bar{A}B + A\bar{B} = A \oplus B$$

C = AB

Schematic Circuit:



Test bench code:

```
-- *** Test Bench - User Defined Section ***
   tb : PROCESS
   BEGIN
             -- Make sure to set initial values for A & B
            A <= '0';
            B <= '0';
             -- Repeat signals to form waveform
             AB LOOP: LOOP
                WAIT FOR 1 ns;
                 A <= NOT A;
                 WAIT FOR 1 ns;
                 B \le NOT B;
                 A <= NOT A;
             END LOOP AB LOOP;
      WAIT; -- will wait forever
   END PROCESS;
 -- *** End Test Bench - User Defined Section ***
END;
```

Timing diagram:



Full Adder

Truth Table:

A	В	C_in	S	C_out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Boolean Expressions:

$$S = \overline{A} \overline{B} C_{\underline{i}} n + \overline{A} \overline{B} \overline{C_{\underline{i}}} n + A \overline{B} \overline{C_{\underline{i}}} n + A \overline{B} \overline{C_{\underline{i}}} n + A \overline{B} C_{\underline{i}} n$$

$$= \overline{A} (\overline{B} C_{\underline{i}} n + \overline{B} \overline{C_{\underline{i}}} n) + A (\overline{B} \overline{C_{\underline{i}}} n + \overline{B} C_{\underline{i}} n)$$

$$= \bar{A} (B \oplus C_{-}in) + A \overline{(B \oplus C_{-}in)}$$


$$= A \oplus B \oplus C_{in}$$

$$C_{out} = \overline{A} B C_{in} + A \overline{B} C_{in} + A B \overline{C_{in}} + A B C_{in}$$

$$= (\overline{A} B + A \overline{B}) C_{in} + A B (\overline{C_{in}} + C_{in})$$

$$= (A \oplus B) C_{in} + A B$$

Schematic Circuit:



Test bench code:


```
-- *** Test Bench - User Defined Section ***
  tb : PROCESS
   BEGIN
            -- Make sure to set initial values for A & B
            A <= '0';
            B <= '0';
            C in <= '0';
            -- Repeat signals to form waveform
            ABC LOOP: LOOP
                WAIT FOR 1 ns;
                A \le NOT A;
                WAIT FOR 1 ns;
                B \le NOT B;
                A <= NOT A;
                WAIT FOR 1 ns;
                A \le NOT A;
                WAIT FOR 1 ns;
                C in <= NOT C in;
                B \le NOT B;
                A <= NOT A;
            END LOOP ABC LOOP;
      WAIT; -- will wait forever
   END PROCESS;
-- *** End Test Bench - User Defined Section ***
END;
```

Timing diagram:



4-bit Ripple Carry Adder:

Schematic Circuit:



Test bench code:

```
□-- INDEX NO. 160544C = 0b10 0111 0011 0010 0000
                                                                                                                                                                              -Any 4 other unique combinations
                                                                                                                                                                        --any 4 otner unique combinati

MAIT FOR 1 ns; -- 0101 + 1011

A0 <= '1';

A1 <= '0';

A2 <= '1';

A3 <= '0';

B0 <= '1';
   -- *** Test Bench - User Defined Section ***
tb : PROCESS
中
          BEGIN
                             CO <= '0';
                            CO <= '0';
- Make sure to set initial values for Index No.
A0 <= '0';
A1 <= '0';
A2 <= '0';
A3 <= '0';
                                                                                                                                                                         B1 <= '1';
B2 <= '0';
                                                                                                                                                                        B3 <= '1';
WAIT FOR 1 ns; -- 0110 + 0101
A0 <= '0';
A1 <= '1';
A2 <= '1';
A3 <= '0';
B0 <= '1';
B1 <= '0';
B2 <= '1';
                             B0 <= '0';
B1 <= '1';
                             B2 <= '0';
B3 <= '0';
                            B3 <= '0';
WAIT FOR 1 ns;
A0 <= '1';
A1 <= '1';
A2 <= '0';
A3 <= '0';
B0 <= '1';
B1 <= '1';
                                                                                                                                                                        B3 <= '0';
WAIT FOR 1 ns; -- 1010 + 1001
A0 <= '0';
A1 <= '1';
A2 <= '0';
A3 <= '1';
B0 <= '1';
B1 <= '0';
B2 <= '0';
B3 <= '1';
WAIT FOR 1 ns; --0001 + 1011
                             B2 <= '1';
B3 <= '0';
                              WAIT FOR 1 ns;
                            -Also try 0101 + 1011 and 0111 + 1111
A0 <= '1';
A1 <= '0';
A2 <= '1';
A3 <= '0';
                                                                                                                                                                        B3 <= '1';
WAIT FOR 1 ns; --0001 + 1011
A0 <= '1';
A1 <= '0';
A2 <= '0';
A3 <= '0';
B0 <= '1';
B1 <= '1';
B2 <= '0';
                             B0 <= '1';
                             B1 <= '1';
B2 <= '0';
                              B3 <= '1';
                             WAIT FOR 1 ns;
A0 <= '1';
A1 <= '1';
                             A2 <= '1';
A3 <= '0';
                                                                                                                                                            WAIT; -- will wait forever
                            B0 <= '1';
B1 <= '1';
B2 <= '1';
B3 <= '1';
                                                                                                                                                     END PROCESS;
                                                                                                                                                              End Test Bench - User Defined Section ***
```

 $160544_{10} = 10\ 0111\ 0011\ 0010\ 0000_2$

Two sets of inputs were taken from the binary value of index number.


- \circ 0000₂ + 0010₂
- \circ 0011₂ + 0111₂

I also try $0101_2 + 1011_2$ and $0111_2 + 1111_2$

Any 4 other unique combinations

- \circ 0101₂ +1011₂
- \circ 0110₂ + 0101₂
- \circ 1010₂ + 1001₂
- \circ 0001₂ + 1011₂

Timing diagram:



Discussion:

Although we input 4-bit inputs, the outputs may be of more than 4 bits. For example, if we input 1100 and 1011, the output will be 10111. So, we need 5 LEDs to represent this type of outputs. But in our case, LED LD0-LD3 are only considered. So, it is impossible to represent the outputs which are more than 4 bits.

Conclusion:

After finishing the lab, I am able to,

- Design and develop a Half Adder, Full Adder and a Ripple Carry Adder.
- Build more complex components by using the basic components.
- Verify the functionality of them via stimulation and using the development board.