

Section Electrical Characteristics



The electrical characteristics of a particular gate array design are determined after evaluation of samples. This section describes the standard characteristics by a series of tables and graphs.

Tables

Exposure to the absolute maximum ratings in table 5-1 for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The gate array device should not be operated under conditions outside those recommended in table 5-2. The input signal specifications depend on whether the interface is with a CMOS-level or TTL-level device.

Tables 5-3 and 5-4 show dc characteristics and ac characteristics. Some of these signal specifications are dependent on an external CMOS or TTL interface, also. If all input and output signals interface with CMOS-level devices, the supply voltage and ambient temperature limits of the gate array chip are:

$$V_{DD} = 5.0 \text{ volts } \pm 10\%$$

 $T_A = -40 \text{ to } +85 \,^{\circ}\text{C}$

If one or more of the signals interface with TTL-level devices:

$$V_{DD} = 5.0 \text{ volts } \pm 5\%$$

 $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$

Table 5-5 lists the maximum internal capacitance that you may expect at the signal ports of the gate array chip.

Table 5-1. Absolute Maxium Ratings

 $T_A = +25$ °C

| Power supply voltage, V _{DD} | -0.5 to +7.0 V | | | |
|---|----------------------------------|--|--|--|
| Input voltage, V _I | $-0.5 \text{ V to V}_{DD} + 0.5$ | | | |
| Input current, I _I | 40 mA | | | |
| Output current, I ₀ | 40 mA | | | |
| Operating temperature, T _{OPT} | -40 to +85°C | | | |
| Storage temperature, T _{STG} | −65 to +150°C | | | |

Table 5-2. Recommended Operating Conditions

| device. | | | CMOS | Level | TTL | Level | |
|--------------------------|---|---------------------------------|---------------------|---------------------|------|-----------------|-------------|
| cs and ac | Parameter | Symbol | Min | Max | Min | Max | Unit |
| cations are interface, | Power supply voltage | V_{DD} | 4.5 | 5.5 | 4.75 | 5.25 | ٧ |
| rface with d ambient | Ambient temperature | TA | -40 | +85 | 0 | +70 | °C |
| e: | Low-level input voltage | V _{IL} | 0 | 0.3 V _{DD} | 0 | 8.0 | V |
| | High-level input voltage | V _{IH} | 0.7 V _{DD} | V _{DD} | 2.0 | V _{DD} | V Data S |
| TTL-level | Input rise or fall time (1) | t _R , t _F | 0 | 10 | 0 | 10 | μS |
| DataSheet4L | Rositive Schmitt trigger voltage (2) | Vp | 1.8 | 4.0 | 1.2 | 2.3 | ٧ |
| tance that gate array | Negative Schmitt trigger voltage (2) | V _N | 0.6 | 3.1 | 0.6 | 1.8 | ٧ |
| | Hysteresis voltage (2) | V _H | 0.3 | 1.5 | 0.3 | 1.5 | V |
| | | | | | | | |

Note:

- (1) For Schmitt trigger input buffers.
- (2) $V_{DD} = 5.0 V$

1.5-Micron CMOS-4 and -4A



Table 5-3. DC Characteristics

 $V_{DD} = 5~V~\pm 10\%;~T_A = -40~to~+85\,^{\circ}C$

| | | | | Limits | | | |
|----|------------------------------------|------------------|-----------------------|------------------|-----|------|--------------------------|
| Pa | ırameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
| | atic current lote 1) | IL | | 0.1 | 200 | μΑ | $V_{i} = V_{DD}$ or GND |
| in | put current | | | | | | |
| | With pull-up | II | 25 | 80 | 250 | μΑ | $V_I = GND$ |
| | With pull- down | l _l | 25 | 80 | 250 | μΑ | $V_I = V_{DD}$ |
| | Without resistor (Note 1) | l _l | | 10 ⁻⁵ | 10 | μΑ | $V_1 = V_{DD}$ or GND |
| Dy | namic current | lDD | | 3 | | μΑ | Per cell at 1 MHz |
| ٥ı | f-state itput leakage irrent | l _{OZ} | | | 10 | μΑ | $V_0 = V_{DD}$ or GNI |
| Lo | w-level output | current | (Note 2) | | | | |
| | Buffer F001 (Note 3) | l _O L | 4.0 (4.3) | 11 | - | mA | $V_{OL} = 0.4 \text{ V}$ |
| m | Buffer F002 | l _{OL} | 5.6 (6.0) | 15 | | mA | _ |
| | Buffer F003 (Note 4) | l _O L | 12 (13) | 15 | | mA | |
| Hi | gh-level outpu | t current | (Note 2) | | | | |
| | Buffer F001 (Note 3) | lон | 4.0 (4.3) | 8 | | mA | A |
| | Buffer F002 | lон | 5.6 (6.0) | 11 | | mA | |
| | Buffer F003 (Note 4) | Iон | 12 (13) | 11 | | mA | |
| | ow-level utput voltage | V _{OL} | | | 0.1 | ٧ | |
| | igh-level utput voltage | V _{0H} | V _{DD} — 0.1 | | | ٧ | |

Note:

- Not applicable to blocks with a pull-up or pull-down resistor or to oscillator blocks.
- (2) Current values in parentheses are for TTL level interface. $V_{DD}=5~V~\pm5\%~and~T_A=-40~to~+85~C.$
- (3) Current values for FO01 are applicable to these low-drive output buffers:

B003, B004, B008 B0D3, B0D4, B0D8

B0U3, B0U4, B0U8

EXT1, EXT2, EXT3, EXT4

(4) Current values for FO03 are applicable to these high-drive output buffers:

B005, B006, B009

B0D5, B0D6, B0D9

B0U5, B0U6, B0U9

DataSheet4U. EXT5, EXT6, EXT7, EXT8

Table 5-4. AC Characteristics

 $V_{DD} = 5 \text{ V} \pm 10\%$; $T_A = -40 \text{ to} +85 ^{\circ}\text{C}$

| | | Limits | | | | | |
|----------------------------------|------------------|--------|-----|------------|------|-----------------------------|--|
| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions | |
| Max operating frequency (Note 1) | f _{max} | | | 70 (75) | MHz | Internal toggle; F/0 = 1 | |
| Delay time, internal gate | t _{PD} | | 1.4 | | ns | F/0 = 3; L = 3 mm | |
| Delay time, input buffer | t _{PD} | | 2.0 | | ns | | |
| Delay time, output buffer | t _{PD} | | 4.0 | | ns | C _L = 15 pF | |
| Output rise time | t _R | | 3.2 | | ns | | |
| Output fall time | t _F | | 2.2 | | ns | | |

Note

(1) Frequency in parentheses is for TTL level interface. $V_{DD} = 5 \text{ V} \pm 5\%$ and $T_A = -40 \text{ to } +85 \,^{\circ}\text{C}$.

Table 5-5. Input/Output Capacitance

| | | Li | imits | | D |
|----------|------------------|-----|-------|------|------------------------|
| Terminal | Symbol | Тур | Max | Unit | Test Conditions |
| Input | C _{IN} | | 10 | pF | $V_{DD} = V_I = 0 V_I$ |
| Output | C _{OUT} | | 30 | pF | f = 1 MHz |
| 1/0 | C _{1/0} | | 35 | pF | |


Graphs


Figures 5-1 through 5-5 are graphs depicting the operating characteristics.

| Figure | Description |
|--------|--|
| 5-1 | Input buffers (V _O vs V _I) |
| 5-2 | Input buffers (V _I vs V _{DD}) |
| 5-3 | Input buffers (V _I vs T _A) |
| 5-4 | Internal gate delay time |
| 5-5 | Output buffers (also see Section 4) |



Figure 5-1. Input Buffers; Output Voltage vs Input Voltage






5-3

1.5-Micron CMOS-4 and -4A



Figure 5-3. Input Buffers; Threshold Voltage vs Ambient Temperature




DataSheet4U.com www.DataSheet4U.com





Figure 5-4. Internal Gate Delay Time




DataSheet4U.com

1.5-Micron CMOS-4 and -4A



Figure 5-5. Output Buffers (FO01); Output Current vs Output Voltage



et4U.com

DataSheet4U.com