MOS INTEGRATED CIRCUIT **μPD16304**

MOS INTEGRATED µPD1 State of the control of the c **CMOS LSI**

DESCRIPTION

The $\mu PD16304$ is high voltage driver utilized high voltage CMOS process for Vacuum Fluorescent Display. The μPD16304 consists of a 40 bit shift register (20 bit shift register x 2), 40 bit latch, and high voltage CMOS drivers. All inputs are CMOS-compatible.

FEATURES


- 20 bit shift register by two construction
- Capable of selecting serial data or 2 bit parallel data input
- High voltage output capability 200 V
- High current output capability 20 mA
- Full CMOS construction both logic and driver
- Wide operating temperature range -- 40 to +85 °C
- 80 pin plastic QFP (3 Direction Lead)

Ordering Information


ORDERING CODE	PACKAGE	
μPD16304GF-3L9	80 pin plastic QFP (3 Direction Lead)	

WW.DataSheetAll.com NEC cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement. NEC reserves the right to make changes at any time without notice in order improve design and supply the best product possible.

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



*1 HIGH VOLTAGE CMOS DRIVER

PIN FUNCTION

SYMBOL	PIN NAME	PIN No.	FUNCTION
ŌĒ	Output Enable Input	34	Data is output while this pin is low. All outputs are low while this pin is high.
STB	Latch Strobe Input	31	New data enter the latches while this pin is low. These data are stored while this pin is high.
A ₁	Data Input/Output of right shift	28	When S/\overline{C} is high, A_1 and B_1 are input/output
A ₂		29	terminal. A_2 and B_2 outputs low.
B ₁		37	When S/\overline{C} is low, A_1 and B_1 are input/output
B ₂	Data Input/Output of left shift	36	terminal of Odd bit, A_2 and B_2 are input/output terminal of Even bit.
CLK1	•	30	Data is entered to the shift register on the low-
CLK2	- ,	35	to-high transition of clock input. When S/ \dot{C} is high, CLK1 is enable, CLK2 is irrelevant. When S/ $\dot{\overline{C}}$ is low, both CLK1 and CLK2 are enable.
R/L	R/L Data shift direction control		While this pin is high, data is shifted to the right, and A terminals are data input, B terminals are data output. While this pin is low, data is shifted to the left, and A terminals are data output, B terminals are data input.
s/C	Data Input Selection control Input	23	While this pin is high, data input mode is serial. While this pin is low, data input mode is 2 bit parallel.
O ₁ thru O ₄₀	High Voltage Output	1 thru 20 45 thru 64	Each output will be able to output 200 V, 20 mA.
V _{DD1}	Power Supply for logic	24, 41	5 V ± 10 %
V _{DD2}	Power Supply for driver	21, 44	30 V to 150 V
V _{SS}	Ground	22, 23	
N.C.	No Connection	25, 26, 27, 32, 38, 39, 40	
I.C.	Internally connection	33	This pin should be open. Don't connect any pin.

TRUTH TABLE 1 (SHIFT REGISTER)

	11	NPUTS			DATA	1/0		SHIFT REGISTER									
s/c̄	R/L	CLK 1	CLK 2	A1	A2	В1	В2										
		1	×					$A_1 \rightarrow O_1 \rightarrow O_2 \dots \rightarrow O_{39} \rightarrow O_{40}$									
	н	H or L	X	SIN	լ.+1	so	so	լ+1 -	No Change								
		1	×			i i	-	Data of O ₄₀ is output from B ₁ (SO).									
Н	-	†	X					$B_1 \to O_{40} \to O_{39} + \cdots \to O_2 \to O_1$									
	L	HorL	X	so	լ+1	SIN	SIN	SIN	SIN	SIN	SIN	SIN	SIN	SIN	SIN	լ•1 ՝	No Change
			Х					Data of O ₁ is output from A ₁ (SO).									
								$A_1 \rightarrow O_1 \rightarrow O_3 \rightarrow O_{37} \rightarrow O_{39}$									
		i		į				CLK 1 : Odd bit Shift									
		· *2	_† *2	i	i	: ! !		$A_2 \to O_2 \to O_4 . . . \to O_{38} \to O_{40}$									
	Н	Н	Н	Н	1		į.	!		CLK 2 : Even bit Snift							
		HorL	HorL	SIN 1	SIN 2	SO 1	SO 2 No Change	No Change									
	1						•	Data of O39 is output from B ₁ .									
	:	↓ +2	↓*2		1	i i		Data of O ₄₀ is output from B ₂ .									
L.				-				B ₁ → O ₃₉ → O ₃₇ · · · · → O ₃ → O ₁									
								CLK 2 : Odd bit Shift									
		: † *2	*2	İ		:		$B_2 - O_{40} - O_{38} \cdot \cdot \cdot \cdot - O_4 - O_2$									
	; ; L	1				1		CLK 1 : Even bit Shift									
	•	H or L	H or L	SO 1	SO 2	SIN 1	SIN 2	No Change									
	i i			-4				Data of O ₁ is output from A ₁ .									
		: ↓∗2	↓ +2	H V	!		į.	Data of O ₂ is output from A ₂ .									

H: High level L: Low level X: H or L

SIN: Serial Input/SO: Serial Output

•1 A2 and B2 outputs are low because of fixing to low internally. These pin should be open or connected to ground externally.

+2 CLK 1 and CLK 2 operate independently.

TRUTH TABLE 2 (Driver)

ŌĒ	OE STB FUNCTION (O ₁ Thru O ₄₀)							
	L	Outputs data of shift register.						
L	Н	Latches data of shift register before the transition of STB.						
	L	All outputs are low. But latch circuit operates with state of data through.						
Н	Н	All outputs are low. But latch circuit operates with state of data latch.						

H: High level L: Low level

ABSOLUTE MAXIMUM RATINGS ($T_a = 25 \,^{\circ}\text{C}$, $V_{SS} = 0 \,\text{V}$)

Supply Voltage (Logic)	V_{DD1}	-0.5 to +7.0	V
Input Voltage	VI	-0.5 to V _{DD1} +0.5	V
Output Voltage (Logic)	V ₀₁	-0.5 to V_{DD1} +0.5	V
Output Voltage (Driver)	V_{DD2}	-0.5 to 200	V
Output Voltage (Driver)	V_{O2}	-0.5 to V_{DD2} +0.5	V
Output Current (Driver)	I _{O2}	±20	mA
Power Dissipation	P_{D}	1 000	mW
Operating Temperature	T_{opt}	-40 to +85	°C
Storage Temperature	T_{stg}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage (Logic)	V _{DD1}	4.5	5	5.5	V
High Level Input Voltage	ViH	0.7 · V _{DD1} V _D		V _{DD1}	V
Low Level Input Voltage	VIL	0		0.2 V _{DD1}	V
Supply Voltage (Driver)	V _{DD2}	30		150	V
	I _{OH2} (A)	-		-2.5	mA
Driver Output Current	1 _{OH2} (G)			-15	mA

I_{OH2}(A): Anode Drive Current I_{OH2}(G): Grid Drive Current

ELECTRICAL CHARACTERISTICS (T_a =25 °C, V_{DD1} =4.5 to 5.5 V, V_{DD2} =150 V, V_{SS} =0 V)

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
High Level Output Voltage	V _{OH1}	Logic IOH1=-1 mA	0.9·V _{DD1}			٧
Low Level Output Voltage	V _{OL1}	Logic IOL1=1 mA	0.1 · V _{DD1}	٧		
	VOH21	O ₁ thru O ₄₀ , I _{OH2} =-1 mA	148	149.5		٧
High Level Output Voltage	V _{OH22}	O ₁ thru O ₄₀ , I _{OH2} =-10 mA	135	145		V
	VOL21	O ₁ thru O ₄₀ , I _{OL2} =1 mA		1.2	3	V
Low Level Output Voltage	VOL22	O ₁ thru O ₄₀ , IOL2=5 mA		10	25	V
High Level Input Current	Iн	V _{I=V_{DD1}}			1	μА
Low Level Input Current	1 ₁ L	V _j =0 V			-1	μА
High Level Input Voltage	V _{IH}		0.7·V _{DD1}			V
Low Level Input Voltage	VIL				0.2·V _{DD1}	V
	lDD1	Logic Power Supply T _a =85 °C			1.0	mA
Supply Current	IDD2	Driver Power Supply T _a =85 °C			1.0	mA

SWITCHING CHARACTERISTICS


(T_a=25 $^{\circ}$ C, V_{DD1}=5 V, V_{SS}=0 V, Logic C_L=15 pF, Driver C_L=30 pF)


ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay Time	tPHL1	OLK1 2 A B - A B		*	100	ns
	tPLH1	_ CLK1, 2→A _{1,} B ₁ or A ₂ , B ₂			100	ns
	tPHL2	0.144.0.0.1.0.1	•	•	650	ns
	tPLH2	CLK1, 2→O ₁ thru O ₄₀		••	450	ns
Output Transient Time	[†] THL	O ₁ thru O ₄₀	•	•	2.0	μs
	tTLH	O ₁ thru O ₄₀		•	0.4	μs
Maximum Frequency	fmax.	Duty=50 %	6.25	12		MHz
Input Capacitance	Cı		•	10	15	pF


TIMING REQUIREMENT ($T_a = -40$ to +85 °C, $V_{DD1} = 4.5$ to 5.5 V, $V_{SS} = 0$ V)


ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Clock Pulse Width	PWCLK	80	1		ns	
Strobe Pulse Width	PWSTB	80		1	ns	
OE Pulse Width	PWOE	4	:	********	μs	
Data Setup Time	tSETUP	80	:	*	ns	
Data Hold Time	tHOLD	80			ns	
Setup Time (CLK→STB)	tCLK-STB	160	1		ns	


SWITCHING WAVE CHART











P80GF 80 3L9

FEB 1 8 1992