👋 , I'm Sarah!
Hi
-
🔭 I’m currently studying computer engineering at Cairo University. -
🌱 I’m currently learning Flutter. -
⚡ Fun fact: I don't know what I'm doing 90% of the time.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuse5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and …