Skip to content

Commit

Permalink
sim: link with readline
Browse files Browse the repository at this point in the history
  • Loading branch information
saursin committed Oct 8, 2023
1 parent 510dab9 commit 0bb7fd0
Showing 1 changed file with 2 additions and 1 deletion.
3 changes: 2 additions & 1 deletion sim/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -38,6 +38,7 @@ $(shell mkdir -p $(OBJ_DIR) $(VERILATED_DIR) $(BIN_DIR) $(DEPDIR) $(RUN_DIR))

VC := verilator
VFLAGS := -cc -Wall --trace -D__ATOMSIM_SIMULATION__ --relative-includes # Fixme: Simplify this macro name
# VFLAGS := -D__ROM_INIT_FILE__
VFLAGS += -I$(RTL_DIR) -I$(RTL_DIR)/common -I$(RTL_DIR)/core
VFLAGS += --Mdir $(VERILATED_DIR)

Expand All @@ -61,7 +62,7 @@ VSRCS += $(RTL_DIR)/core/CSR_Unit.v
CC := g++
CFLAGS := -std=c++11 -faligned-new -Wall -Wextra #-pedantic
DEPFLAGS = -MT $@ -MD -MP -MF $(DEPDIR)/$*.Td
LDFLAGS := -lCppLinuxSerial
LDFLAGS := -lCppLinuxSerial -lreadline
LDLIBS := -L include/CppLinuxSerial/
INCLUDES := -I . -I include/
INCLUDES += -I $(VERILATED_DIR) -I $(VERILATOR_INCLUDE_PATH) -I $(VERILATOR_INCLUDE_PATH)/vltstd
Expand Down

0 comments on commit 0bb7fd0

Please sign in to comment.