




Clock Generation




Bus / CPU State Logic



CPU and Data / Address Buffers




Reset Circuit




IO and RAM/ROM addressing


- rev 0.10
- Added 0.05 to each end
- rev 0.11
- Replace POR with READY
- Add resistors to ints
- Expose more interrupts on addr pins
- Add UART enable
- rev 0.12
- Update mmap consistent with latest h8-8008
- rev 0.13
- Schematic cleanup




External Bus Buffers

Mini-08 8008 CPU Board
for Heathkit H8 Computer
<https://www.smbaker.com/>








27C256: 2-3 and 4-5
28C256: 1-2 and 3-4
W27C512: 2-3 and 4-5
39SF010: 2-3 and 4-5




Pinout diagram of the AS6C4008 8-bit parallel RAM. The diagram shows the device with pins 1-29. Pin 1 is GND, pin 2 is VCC, pin 3 is RAMCS, pin 4 is MEMRD, pin 5 is MEMWR, pin 6 is A0, pin 7 is A1, pin 8 is A2, pin 9 is A3, pin 10 is A4, pin 11 is A5, pin 12 is A6, pin 13 is A7, pin 14 is A8, pin 15 is A9, pin 16 is A10, pin 17 is A11, pin 18 is RA12, pin 19 is RA13, pin 20 is RA14, pin 21 is RA15, pin 22 is RA16, pin 23 is CE, pin 24 is OE, pin 25 is WE, pin 26 is D0, pin 27 is D1, pin 28 is D2, pin 29 is D3. The diagram also shows the internal structure of the RAM, including the AS6C4008 chip, the US2 chip, and the 5V and GND connections.


RAM

Purpose of SJ1 was to emulate the first revision of the board, which only used one mapping IC. Second revision has two ICs, so SJ! 1-2 will connect RA15 to the first mapper, and leave ROMCS on the second mapper.





"The Real Deal" DB25 RS232 connector




JP12 / JP2 are the baud rate selectors
Populate only one jumper. I used two footprints as that's what eagle had at the time.

JP12-1: 115200 Baud
JP12-2: 57600 Baud
JP12-3: 38400 Baud
JP12-4: 19200 Baud
JP12-5: 9600 Baud
JP12-6: 4800 Baud
JP12-7: 2400 Baud
JP12-8: 1200 Baud
JP2-1: 600 Baud
JP2-2: 300 Baud
JP2-3: 150 Baud
JP2-4: 75 Baud


Baud rates > 19200 probably don't work.

JP4:
1-2: CTS connected to DSR
2-3: CTS always on (default)

JP9:
1-2: RTS is RTS (default)
2-3: RTS is DTR



JP10:
 1-2: A6 is A12 (default)
 2-3: A6 is GND. I forget why I did this.
 Something to do with wanting to map
 input ports 0-8 and output ports 8-15
 to the same addresses. Probably a bad
 idea.



External Bus Connector
 Mostly RC2014 Compatible

The 8008 only has 5-bits of IO port address space, so they're mapped to the high address bits on the RC2014 bus (A3-A7). RC2014 address bits A0-A2 are always low.

MREQ is forced high. Memory never goes to this bus.

IOREQ is forced low. All Reads and Writers to this bus are IO (not memory).

Address bits A12-A15 are repurposed to hold some useful 8008 signals.