add SDSoC generation files

Decided to version control some files that are helpful for creating
SDSoC platforms from this project. Also added an FSBL sdk project
because it is needed for the SDSoC Platform

sdk/fsbl/.gitignore

@@ -0,0 +1 @@
+/Debug/

sdk/fsbl/.project

@@ -0,0 +1,33 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<projectDescription>
+	<name>fsbl</name>
+	<comment>Created by SDK v2016.4. fsbl_bsp - ps7_cortexa9_0</comment>
+	<projects>
+		<project>fsbl_bsp</project>
+	</projects>
+	<buildSpec>
+		<buildCommand>
+			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
+			<arguments>
+			</arguments>
+		</buildCommand>
+		<buildCommand>
+			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
+			<triggers>full,incremental,</triggers>
+			<arguments>
+			</arguments>
+		</buildCommand>
+	</buildSpec>
+	<natures>
+		<nature>org.eclipse.cdt.core.cnature</nature>
+		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
+		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
+	</natures>
+	<linkedResources>
+		<link>
+			<name>src/ps7_init.c</name>
+			<type>1</type>
+			<locationURI>WORKSPACE_LOC/Arty_Z7_20_wrapper_hw_platform_0/ps7_init.c</locationURI>
+		</link>
+	</linkedResources>
+</projectDescription>

sdk/fsbl/bootimage/fsbl.bif

@@ -0,0 +1,6 @@
+//arch = zynq; split = false; format = BIN
+the_ROM_image:
+{
+	[bootloader]C:\sam_work\git\digilent\Arty-Z7-20-base\sdk\fsbl\Debug\fsbl.elf
+	C:\sam_work\git\digilent\Arty-Z7-20-base\sdk\Arty_Z7_20_wrapper_hw_platform_0\Arty_Z7_20_wrapper.bit
+}

sdk/fsbl/src/Xilinx.spec

@@ -0,0 +1,2 @@
+*startfile:
+crti%O%s crtbegin%O%s