

# PIC32MX5XX/6XX/7XX Data Sheet

USB, CAN and Ethernet 32-bit Flash Microcontrollers

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# High-Performance USB, CAN, and Ethernet 32-bit Flash Microcontrollers

### **High-Performance 32-bit RISC CPU:**

- MIPS32<sup>®</sup> M4K<sup>™</sup> 32-bit core with 5-stage pipeline
- · 80 MHz maximum frequency
- 1.56 DMIPS/MHz (Dhrystone 2.1) performance at zero wait state Flash access
- Single-cycle multiply and high-performance divide unit
- MIPS16e<sup>™</sup> mode for up to 40% smaller code size
- Two sets of 32 core register files (32-bit) to reduce interrupt latency
- Prefetch Cache module to speed execution from Flash

#### Microcontroller Features:

- Operating voltage range of 2.3V to 3.6V
- 256K to 512K Flash memory (plus an additional 12 KB of Boot Flash)
- 64K to 128K SRAM memory
- Pin-compatible with most PIC24/dsPIC<sup>®</sup> devices
- Multiple power management modes
- Multiple interrupt vectors with individually programmable priority
- Fail-Safe Clock Monitor mode
- Configurable Watchdog Timer with on-chip Low-Power RC oscillator for reliable operation

#### **Peripheral Features:**

- Atomic Set, Clear, and Invert operation on select peripheral registers
- 8-channel hardware DMA with automatic data size detection
- USB 2.0-compliant full-speed device and On-The-Go (OTG) controller:
  - Dedicated DMA channels
- 10/100 Mbps Ethernet MAC with MII and RMII interface:
  - Dedicated DMA channels
- · CAN module:
  - 2.0B Active with DeviceNet™ addressing support
  - Dedicated DMA channels
- 3 MHz to 25 MHz crystal oscillator

### Peripheral Features (Continued):

- · Internal 8 MHz and 32 kHz oscillators
- · Six UART modules with:
  - RS-232, RS-485 and LIN 1.2 support
  - IrDA® with on-chip hardware encoder and decoder
- · Up to four SPI modules
- Up to five I<sup>2</sup>C<sup>™</sup> modules
- · Separate PLLs for CPU and USB clocks
- Parallel master and slave port (PMP/PSP) with 8-bit and 16-bit data and up to 16 address lines
- Hardware Real-Time Clock/Calendar (RTCC)
- Five 16-bit Timers/Counters (two 16-bit pairs combine to create two 32-bit timers)
- · Five Capture inputs
- Five Compare/PWM outputs
- · Five external interrupt pins
- High-speed I/O pins capable of toggling at up to 80 MHz
- High-current sink/source (18 mA/18 mA) on all I/O pins
- · Configurable open-drain output on digital I/O pins

#### **Debug Features:**

- Two programming and debugging Interfaces:
  - 2-wire interface with unintrusive access and real-time data exchange with application
  - 4-wire MIPS<sup>®</sup> standard enhanced JTAG interface
- · Unintrusive hardware-based instruction trace
- IEEE Standard 1149.2-compatible (JTAG) boundary scan

#### **Analog Features:**

- Up to 16-channel 10-bit Analog-to-Digital Converter:
  - 1 Msps conversion rate
  - Conversion available during Sleep and Idle
- Two Analog Comparators
- 5V tolerant input pins (digital pins only)

TABLE 1: PIC32MX FEATURES

Device	Pins	Program Memory (KB)	Data Memory (KB)	USB	Ethernet	CAN	Timers/Capture/Compare	DMA Channels (Programmable/ Dedicated)	UART <sup>(2,3)</sup>	SPI <sup>(3)</sup>	ј2С™(3)	10-bit 1 Msps ADC (Channels)	Comparators	PMP/PSP	JTAG	Trace	Packages <sup>(4)</sup>
PIC32MX575F256H	64	256 + 12 <sup>(1)</sup>	64	1	0	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX575F512H	64	512 + 12 <sup>(1)</sup>	64	1	0	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX675F512H	64	512 + 12 <sup>(1)</sup>	64	1	1	0	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX695F512H	64	512 + 12 <sup>(1)</sup>	128	1	1	0	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX795F512H	64	512 + 12 <sup>(1)</sup>	128	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX575F256L	100	256 + 12 <sup>(1)</sup>	64	1	0	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX575F512L	100	512 + 12 <sup>(1)</sup>	64	1	0	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX675F512L	100	512 + 12 <sup>(1)</sup>	64	1	1	0	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX695F512L	100	512 + 12 <sup>(1)</sup>	128	1	1	0	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX795F512L	100	512 + 12 <sup>(1)</sup>	128	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG

Legend:

PF, PT = TQFP

MR = QFN

BG = XBGA


Note 1: This device features 12 KB boot Flash memory.

4: Refer to Section 32.0 "Packaging Information" for detailed information.

<sup>2:</sup> CTS and RTS pins may not be available for all UART modules. Refer to the "Pin Diagrams" section for more information.

<sup>3:</sup> Some pins between the UART, SPI, and I<sup>2</sup>C modules may be shared. Refer to the "Pin Diagrams" section for more information.


# Pin Diagrams



© 2009 Microchip Technology Inc. Preliminary DS61156B-page 5

Vss externally.

### Pin Diagrams (Continued)




#### Pin Diagrams (Continued) 64-Pin QFN ■ = Pins are up to 5V tolerant EMDIO/SCK1A/U1BTX/U1ARTS/OC2/RD1 SCL1A/SDO1A/U1ATX/OC4/RD3 ETXCLK/AERXERR/CN16/RD7 AETXEN/ETXERR/CN15/RD6 C1RX/AETXD1/ERXD3/RF0 C1TX/AETXD0/ERXD2/RF1 ERXERR/PMD4/RE4 ERXCLK/PMD3/RE3 ERXD0/PMD1/RE1 ERXD1/PMD0/RE0 PMRD/CN14/RD5 VCAP/VDDCORE 9 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 ETXEN/PMD5/RE5 1 48 SOSCO/T1CK/CN0/RC14 ETXD0/PMD6/RE6 2 47 SOSCI/CN1/RC13 ETXD1/PMD7/RE7 3 OC1/INT0/RD0 SCK2A/U2BTX/U2ARTS/PMA5/CN8/RG6 ECRS/AERXCLK/IC4/PMCS1/PMA14/INT4/RD11 SDA2A/SDI2A/U2ARX/PMA4/CN9/RG7 44 ECOL/AERXDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10 SCL2A/SDO2A/U2ATX/PMA3/CN10/RG8 AERXD0/ETXD2/SS1A/U1BRX/U1ACTS/SDA1/IC2/INT2/RD9 RTCC/AERXD1/ETXD3/IC1/INT1/RD8 SS2A/U2BRX/U2ACTS/PMA2/CN11/RG9 Vss 41 PIC32MX795F512H 40 OSC2/CLKO/RC15 VDD 10 39 OSC1/CLKI/RC12 AN5/C1IN+/VBUSON/CN7/RB5 11 38 🗌 VDD AN4/C1IN-/CN6/RB4 12 37 D+/RG2 AN3/C2IN+/CN5/RB3 13 36 D-/RG3 AN2/C2IN-/CN4/RB2 14 35 VUSB PGEC1/AN1/VREF-/CVREF-/CN3/RB1 15 34 VBUS 33 USBID/RF3 PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 PGEC2/AN6/OCFA/RB6 PGED2/AN7/RB7 AN8/C2TX/SS3A/U3BRX/U3ACTS/C1OUT/RB8 AN9/C2OUT/PMA7/RB9 TMS/AN10/CVREFOUT/PMA13/RB10 TDO/AN11/PMA12/RB11 Vss TCK/AN12/PMA11/RB12 TDI/AN13/PMA10/RB13 AN14/C2RX/SCK3A/U3BTX/U3ARTS/PMALH/PMA1/RB14 AN15/EMDC/OCFB/PMALL/PMA0/CN12/RB15 AC1TX/SDA3A/SDI3A/U3ARX/PMA9/CN17/RF4 AC1RX/SCL3A/SDO3A/U3ATX/PMA8/CN18/RF5 Note: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

# Pin Diagrams (Continued) 64-Pin TQFP ■ = Pins are up to 5V tolerant SCK1A/U1BTX/U1ARTS/OC2/RD1 SCL1A/SDO1A/U1ATX/OC4/RD3 SDA1A/SDI1A/U1ARX/OC3/RD2 OC5/IC5/PMWR/CN13/RD4 PMRD/CN14/RD5 VCAP/VDDCORE PMD4/RE4 PMD3/RE3 PMD1/RE1 PMD0/RE0 C1TX/RF1 C1TX/RF0 C1T PMD3/RE3 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 PMD5/RE5 SOSCO/T1CK/CN0/RC14 PMD6/RE6 2 47 SOSCI/CN1/RC13 PMD7/RE7 OC1/INT0/RD0 SCK2A/U2BTX/U2ARTS/PMA5/CN8/RG6 45 IC4/PMCS1/PMA14/INT4/RD11 SDA2A/SDI2A/U2ARX/PMA4/CN9/RG7 44 SCL1/IC3/PMCS2/PMA15/INT3/RD10 43 SS1A/U1BRX/U1ACTS/SDA1/IC2/INT2/RD9 SCL2A/SDO2A/U2ATX/PMA3/CN10/RG8 42 RTCC/IC1/INT1/RD8 SS2A/U2BRX/U2ACTS/PMA2/CN11/RG9 41 🗌 Vss PIC32MX575F256H 40 OSC2/CLKO/RC15 PIC32MX575F512H 39 OSC1/CLKI/RC12 AN5/C1IN+/VBUSON/CN7/RB5 11 AN4/C1IN-/CN6/RB4 12 37 D+/RG2 AN3/C2IN+/CN5/RB3 13 36 D-/RG3 35 VUSB AN2/C2IN-/CN4/RB2 ☐ 14 PGEC1/AN1/VREF-/CVREF-/CN3/RB1 15 34 VBUS PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0 33 USBID/RF3


# **Pin Diagrams (Continued)** 64-Pin TQFP ■ = Pins are up to 5V tolerant ERXERR/PMD4/RE4 ERXOL/KPMD3/RE3 ERXDV/PMD2/RE2 ERXD0/PMD1/RE1 ERXD0/PMD1/RE1 ERXD1/PMD0/RE0 ERXD1/PMD0/RE0 ERXD1/PMD0/RE0 ERXD1/REXD3/RF0 ERXD1/REXD3/RF0 ERXD1/REXD3/RF0 ERXD1/REXD3/RF0 ERXD1/REXD3/RF0 ERXD1/REXD3/RF0 ERXD1/REXD3/RF0 ERXD1/REXD3/RF0 ERXD1/REXD3/RF0 ERXD1/REXD3/RD0 ERXD1/REXD1/RF0 ERXD1/REXD1/RF0 ERXD1/REARRO/R/RD0 ERX O 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 ETXEN/PMD5/RE5 1 48 SOSCO/T1CK/CN0/RC14 ETXD0/PMD6/RE6 47 SOSCI/CN1/RC13 ETXD1/PMD7/RE7 46 OC1/INT0/RD0 SCK2A/U2BTX/U2ARTS/PMA5/CN8/RG6 ECRS/AERXCLK/IC4/PMCS1/PMA14/INT4/RD11 SDA2A/SDI2A/U2ARX/PMA4/CN9/RG7 44 ECOL/AERXDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10 SCL2A/SDO2A/U2ATX/PMA3/CN10/RG8 43 AERXD0/ETXD2/SS1A/U1BRX/U1ACTS/SDA1/IC2/INT2/RD9 42 RTCC/AERXD1/ETXD3/IC1/INT1/RD8 SS2A/U2BRX/U2ACTS/PMA2/CN11/RG9 41 Vss PIC32MX675F512H 40 OSC2/CLKO/RC15 Vss PIC32MX695F512H VDD [ 10 39 OSC1/CLKI/RC12 AN5/C1IN+/VBUSON/CN7/RB5 38 🗌 VDD AN4/C1IN-/CN6/RB4 37 D+/RG2 AN3/C2IN+/CN5/RB3 13 36 D-/RG3 35 VUSB AN2/C2IN-/CN4/RB2 14 PGEC1/AN1/VREF-/CVREF-/CN3/RB1 15 34 VBUS 33 USBID/RF3 PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0 ☐ 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 AN8/SS3A/U3BRX/U3ACTS/C1OUT/RB8 AN9/C2OUT/PMA7/RB9 TMS/AN10/CVREFOUT/PMA13/RB10 TDO/AN11/PMA12/RB11 Vss TCK/AN12/PMA11/RB12 AN14/SCK3A/U3BTX/U3ARTS/PMALH/PMA1/RB14 AN15/EMDC/OCFB/PMALL/PMA0/CN12/RB15 SDA3A/SDI3A/U3ARX/PMA9/CN17/RF4 SCL3A/SDO3A/U3ATX/PMA8/CN18/RF5

# Pin Diagrams (Continued) 64-Pin TQFP ■ = Pins are up to 5V tolerant OCS/ICS/PMWR/CN13/RD4 SCL1A/SDO1A/U1ATX/OC4/RD3 SDA1A/SD11A/U1ARX/OC3/RD2 EMDIO/SCK1A/U18TX/U1ARTS/OC2/RD1 ERXERR/PMD4/RE4 ERXCLK/PMD3/RE3 ERXD/PMD2/RE2 ERXD/PMD1/RE1 ERXD/PMD1/RE1 ERXD/PMD1/RE1 ERXD/PMD1/RE1 ERXD/PMD1/RE1 ERXD/PMD1/RE1 ERXD/PMD1/REXD3/RF0 UVaP/VDCORE VAP/VDCORE TXCLK/AERXERR/CN16/RD7 PMRD/CN14/RD5 PMRD/CN14/RD5 COSJICS/PMW/R/CN13/RD4 SCL14/SD014/U1ATX/OC4/RD3 SCL14/SD014/U1ATX/OC4/RD3 SCL14/SD014/U1ATX/OC4/RD3 EMD10/SCK14/U1ATX/OC4/RD3 EMD10/SCK14/U1ATX/OC4/RD3 ETXEN/PMD5/RE5 48 SOSCO/T1CK/CN0/RC14 ETXD0/PMD6/RE6 47 SOSCI/CN1/RC13 ETXD1/PMD7/RE7 46 OC1/INT0/RD0 SCK2A/U2BTX/U2ARTS/PMA5/CN8/RG6 45 ECRS/AERXCLK/IC4/PMCS1/PMA14/INT4/RD11 SDA2A/SDI2A/U2ARX/PMA4/CN9/RG7 ECOL/AERXDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10 SCL2A/SDO2A/U2ATX/PMA3/CN10/RG8 43 AERXD0/ETXD2/SS1A/U1BRX/U1ACTS/SDA1/IC2/INT2/RD9 42 RTCC/AERXD1/ETXD3/IC1/INT1/RD8 SS2A/U2BRX/U2ACTS/PMA2/CN11/RG9 41 Vss PIC32MX795F512H 40 OSC2/CLKO/RC15 39 OSC1/CLKI/RC12 AN5/C1IN+/VBUSON/CN7/RB5 38 🔲 VDD AN4/C1IN-/CN6/RB4 37 D+/RG2 AN3/C2IN+/CN5/RB3 36 D-/RG3 AN2/C2IN-/CN4/RB2 35 VUSB PGEC1/AN1/VREF-/CVREF-/CN3/RB1 34 VBUS PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0 33 USBID/RF3

#### Pin Diagrams (Continued) 100-Pin TQFP = Pins are up to 5V tolerant C1RX/PMD11/RF0 PMD14/CN15/RD6 PMD15/CN16/RD7 VCAP/VDDCORE TRD3/RA7 TRCLK/RA6 PMD8/RG0 TRD1/RG12 PMD1/RE1 PMD0/RE0 RG15 75 Vss VDD SOSCO/T1CK/CN0/RC14 PMD5/RE5 73 SOSCI/CN1/RC13 PMD6/RE6 SDO1/OC1/INT0/RD0 IC4/PMCS1/PMA14/RD11 SCK1/IC3/PMCS2/PMA15/RD10 T2CK/RC1 70 T3CK/RC2 SS1/IC2/RD9 RTCC/IC1/RD8 T4CK/RC3 68 SDA1/INT4/RA15 T5CK/SDI1/RC4 SCK2A/U2BTX/U2ARTS/PMA5/CN8/RG6 SCL1/INT3/RA14 66 65 Vss SDA2A/SDI2A/U2ARX/PMA4/CN9/RG7 SCL2A/SDO2A/U2ATX/PMA3/CN10/RG8 64 OSC2/CLKO/RC15 OSC1/CLKI/RC12 PIC32MX575F512L 63 SS2A/U2BRX/U2ACTS/PMA2/CN11/RG9 VDD PIC32MX575F256L 61 TDO/RA5 VDD \_\_\_ 60 TDI/RA4 TMS/RA0 SDA2/RA3 58 SCL2/RA2 INT1/RE8 18 57 D+/RG2 INT2/RE9 AN5/C1IN+/VBUSON/CN7/RB5 20 56 D-/RG3 55 VUSB AN4/C1IN-/CN6/RB4 AN3/C2IN+/CN5/RB3 VBUS AN2/C2IN-/CN4/RB2 23 53 SCL1A/SDO1A/U1ATX/RF8 SDA1A/SDI1A/U1ARX/RF2 USBID/RF3 PGEC1/AN1/CN3/RB1 24 52 PGED1/AN0/CN2/RB0 25 51 TCK/R41 AC1TX/SCK3A/U3BTX/U3ARTS/RF13 AC1RX/SS3A/U3BRX/U3ACTS/RF12 VREF-/CVREF-/PMA7/RA9 /REF+/CVREF+/PMA6/RA10 AN10/CVREFOUT/PMA13/RB10 AN11/PMA12/RB11 Vss AN15/OCFB/PMALL/PMA0/CN12/RB15 SS1A/U1BRX/U1ACTS/CN20/RD14 SCK1A/U1BTX/U1ARTS/CN21/RD15 SCL3A/SDO3A/U3ATX/PMA8/CN18/RF5 AN8/C10UT/RB8 AN9/C2OUT/RB9 AN12/PMA11/RB12 SDA3A/SDI3A/U3ARX/PMA9/CN17/RF4




### Pin Diagrams (Continued)



© 2009 Microchip Technology Inc. Preliminary DS61156B-page 13

### Pin Diagrams (Continued)



### TABLE 2: PIN NAMES: PIC32MX575F256L AND PIC32MX575F512L DEVICES

Pin Number	Full Pin Name
A1	PMD4/RE4
A2	PMD3/RE3
А3	TRD0/RG13
A4	PMD0/RE0
A5	PMD8/RG0
A6	C1TX/PMD10/RF1
A7	VDD
A8	Vss
A9	IC5/PMD12/RD12
A10	OC3/RD2
A11	OC2/RD1
B1	No Connect (NC)
B2	RG15
B3	PMD2/RE2
B4	PMD1/RE1
B5	TRD3/RA7
B6	C1RX/PMD11/RF0
B7	VCAP/VDDCORE
B8	PMRD/CN14/RD5
B9	OC4/RD3
B10	Vss
B11	SOSCO/T1CK/CN0/RC14
C1	PMD6/RE6
C2	VDD
C3	TRD1/RG12
C4	TRD2/RG14
C5	TRCLK/RA6
C6	No Connect (NC)
C7	PMD15/CN16/RD7
C8	OC5/PMWR/CN13/RD4
C9	VDD
C10	SOSCI/CN1/RC13
C11	IC4/PMCS1/PMA14/RD11
D1	T2CK/RC1
D2	PMD7/RE7
D3	PMD5/RE5
D4	Vss
D5	Vss
D6	No Connect (NC)
D7	PMD14/CN15/RD6
D8	PMD13/CN19/RD13
D9	SDO1/OC1/INTO/RD0
	No Connect (NC)
D10	` '
D11	SCK1/IC3/PMCS2/PMA15/RD10
E1	T5CK/SDI1/RC4
E2	T4CK/RC3
E3	SCK2A/U2BTX/U2ARTS/PMA5/CN8/RG6
E4	T3CK/RC2
E5	VDD
E6	PMD9/RG1
E7	Vss

Pin Number	Full Pin Name
E8	SDA1/INT4/RA15
E9	RTCC/IC1/RD8
E10	SS1/IC2/RD9
E11	SCL1/INT3/RA14
F1	MCLR
F2	SCL2A/SDO2A/U2ATX/PMA3/CN10/RG8
F3	SS2A/U2BRX/U2ACTS/PMA2/CN11/RG9
F4	SDA2A/SDI2A/U2ARX/PMA4/CN9/RG7
F5	Vss
F6	No Connect (NC)
F7	No Connect (NC)
F8	VDD
F9	OSC1/CLKI/RC12
F10	Vss
F11	OSC2/CLKO/RC15
G1	INT1/RE8
G2	INT2/RE9
G3	TMS/RA0
G4	No Connect (NC)
G5	VDD
G6	Vss
G7	Vss
G8	No Connect (NC)
G9	TDO/RA5
G10	SDA2/RA3
G11	TDI/RA4
H1	AN5/C1IN+/VBUSON/CN7/RB5
H2	AN4/C1IN-/CN6/RB4
H3	Vss
H4	VDD
H5	No Connect (NC)
H6	VDD
H7	No Connect (NC)
H8	VBUS
H9	Vusb
H10	D+/RG2
H11	SCL2/RA2
J1	AN3/C2IN+/CN5/RB3
J2	AN2/C2IN-/CN4/RB2
J3	PGED2/AN7/RB7
J4	AVDD
J5	AN11/PMA12/RB11
J6	TCK/RA1
J7	AN12/PMA11/RB12
J8	No Connect (NC)
J9	No Connect (NC)
J10	SCL1A/SDO1A/U1ATX/RF8
J11	D-/RG3
K1	PGEC1/AN1/CN3/RB1
K2	PGED1/AN0/CN2/RB0
K3	VREF+/CVREF+/PMA6/RA10

# TABLE 2: PIN NAMES: PIC32MX575F256L AND PIC32MX575F512L DEVICES (CONTINUED)

Pin Number	Full Pin Name
K4	AN8/C1OUT/RB8
K5	No Connect (NC)
K6	AC1RX/SS3A/U3BRX/U3ACTS/RF12
K7	AN14/PMALH/PMA1/RB14
K8	VDD
K9	SCK1A/U1BTX/U1ARTS/CN21/RD15
K10	USBID/RF3
K11	SDA1A/SDI1A/U1ARX/RF2
L1	PGEC2/AN6/OCFA/RB6
L2	VREF-/CVREF-/PMA7/RA9

Pin Number	Full Pin Name
L3	AVss
L4	AN9/C2OUT/RB9
L5	AN10/CVREFOUT/PMA13/RB10
L6	AC1TX/SCK3A/U3BTX/U3ARTS/RF13
L7	AN13/PMA10/RB13
L8	AN15/OCFB/PMALL/PMA0/CN12/RB15
L9	SS1A/U1BRX/U1ACTS/CN20/RD14
L10	SDA3A/SDI3A/U3ARX/PMA9/CN17/RF4
L11	SCL3A/SDO3A/U3ATX/PMA8/CN18/RF5

### TABLE 3: PIN NAMES: PIC32MX675F512L AND PIC32MX695F512L DEVICES

TABLE	3: PIN NAMES: PIC32MX675F512L A
Pin Number	Full Pin Name
A1	PMD4/RE4
A2	PMD3/RE3
A3	TRD0/RG13
A4	PMD0/RE0
A5	PMD8/RG0
A6	ETXD0/PMD10/RF1
A7	VDD
A8	Vss
A9	ETXD2/IC5/PMD12/RD12
A10	OC3/RD2
A11	OC2/RD1
B1	No Connect (NC)
B2	AERXERR/RG15
В3	PMD2/RE2
B4	PMD1/RE1
B5	TRD3/RA7
B6	ETXD1/PMD11/RF0
B7	VCAP/VDDCORE
B8	PMRD/CN14/RD5
В9	OC4/RD3
B10	Vss
B11	SOSCO/T1CK/CN0/RC14
C1	PMD6/RE6
C2	VDD
C3	TRD1/RG12
C4	TRD2/RG14
C5	TRCLK/RA6
C6	No Connect (NC)
C7	ETXCLK/PMD15/CN16/RD7
C8	OC5/PMWR/CN13/RD4
C9	VDD
C10	SOSCI/CN1/RC13
C11	EMDC/IC4/PMCS1/PMA14/RD11
D1	T2CK/RC1
D2	PMD7/RE7
D3	PMD5/RE5
D4	Vss
D5	Vss
D6	No Connect (NC)
D7	ETXEN/PMD14/CN15/RD6
D8	ETXD3/PMD13/CN19/RD13
D9	SDO1/OC1/INT0/RD0
D10	No Connect (NC)
D11	SCK1/IC3/PMCS2/PMA15/RD10
E1	T5CK/SDI1/RC4
E2	T4CK/RC3
E3	ECOL/SCK2A/U2BTX/U2ARTS/PMA5/CN8/RG6
E4	T3CK/RC2
E5	VDD
E6	EXTERR/PMD9/RG1
E7	Vss

, 	Pin	IX693F312L DEVICES
	Number	Full Pin Name
	E8	AETXEN/SDA1/INT4/RA15
	E9	RTCC/EMDIO/IC1/RD8
	E10	SS1/IC2/RD9
	E11	AETXCLK/SCL1/INT3/RA14
	F1	MCLR
	F2	ERXDV/SCL2A/SDO2A/U2ATX/PMA3/CN10/RG8
	F3	ERXCLK/SS2A/U2BRX/U2ACTS/PMA2/CN11/RG9
	F4	ECRS/SDA2A/SDI2A/U2ARX/PMA4/CN9/RG7
	F5	Vss
	F6	No Connect (NC)
	F7	No Connect (NC)
	F8	VDD
	F9	OSC1/CLKI/RC12
	F10	Vss
	F11	OSC2/CLKO/RC15
	G1	AERXD0/INT1/RE8
	G2	AERXD1/INT2/RE9
	G3	TMS/RA0
	G4	No Connect (NC)
	G5	VDD
	G6	Vss
	G7	Vss
	G8	No Connect (NC)
	G9	TDO/RA5
	G10	SDA2/RA3
	G11	TDI/RA4
	H1	AN5/C1IN+/VBuson/CN7/RB5
	H2	AN4/C1IN-/CN6/RB4
	НЗ	Vss
	H4	VDD
	H5	No Connect (NC)
	H6	VDD
	H7	No Connect (NC)
	H8	VBUS
	H9	Vusb
	H10	D+/RG2
	H11	SCL2/RA2
	J1	AN3/C2IN+/CN5/RB3
	J2	AN2/C2IN-/CN4/RB2
	J3	PGED2/AN7/RB7
	J4	AVDD
	J5	AN11/ERXERR/AETXERR/PMA12/RB11
	J6	TCK/RA1
	J7	AN12/ERXD0/AECRS/PMA11/RB12
	J8	No Connect (NC)
	J9	No Connect (NC)
	J10	SCL1A/SDO1A/U1ATX/RF8
	J11	D-/RG3
	K1	PGEC1/AN1/CN3/RB1
	K2	PGED1/AN0/CN2/RB0
	K3	VREF+/CVREF+/AERXD3/PMA6/RA10
•		

© 2009 Microchip Technology Inc. Preliminary DS61156B-page 17

# TABLE 3: PIN NAMES: PIC32MX675F512L AND PIC32MX695F512L DEVICES (CONTINUED)

Pin Number	Full Pin Name
K4	AN8/C1OUT/RB8
K5	No Connect (NC)
K6	SS3A/U3BRX/U3ACTS/RF12
K7	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14
K8	VDD
K9	AETXD1/SCK1A/U1BTX/U1ARTS/CN21/RD15
K10	USBID/RF3
K11	SDA1A/SDI1A/U1ARX/RF2
L1	PGEC2/AN6/OCFA/RB6
L2	VREF-/CVREF-/AERXD2/PMA7/RA9

Pin Number	Full Pin Name
L3	AVss
L4	AN9/C2OUT/RB9
L5	AN10/CVREFOUT/PMA13/RB10
L6	SCK3A/U3BTX/U3ARTS/RF13
L7	AN13/ERXD1/AECOL/PMA10/RB13
L8	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
L9	AETXD0/SS1A/U1BRX/U1ACTS/CN20/RD14
L10	SDA3A/SDI3A/U3ARX/PMA9/CN17/RF4
L11	SCL3A/SDO3A/U3ATX/PMA8/CN18/RF5

### TABLE 4: PIN NAMES: PIC32MX795F512L DEVICE

Pin Number	Full Pin Name
A1	PMD4/RE4
A2	PMD3/RE3
A3	TRD0/RG13
A4	PMD0/RE0
A5	C2RX/PMD8/RG0
A6	C1TX/ETXD0/PMD10/RF1
A7	VDD
A8	Vss
A9	ETXD2/IC5/PMD12/RD12
A10	OC3/RD2
A11	OC2/RD1
B1	No Connect (NC)
B2	AERXERR/RG15
В3	PMD2/RE2
B4	PMD1/RE1
B5	TRD3/RA7
B6	C1RX/ETXD1/PMD11/RF0
B7	VCAP/VDDCORE
B8	PMRD/CN14/RD5
B9	OC4/RD3
B10	Vss
B11	SOSCO/T1CK/CN0/RC14
C1	PMD6/RE6
C2	VDD
СЗ	TRD1/RG12
C4	TRD2/RG14
C5	TRCLK/RA6
C6	No Connect (NC)
C7	ETXCLK/PMD15/CN16/RD7
C8	OC5/PMWR/CN13/RD4
C9	VDD
C10	SOSCI/CN1/RC13
C11	EMDC/IC4/PMCS1/PMA14/RD11
D1	T2CK/RC1
D2	PMD7/RE7
D3	PMD5/RE5
D4	Vss
D5	Vss
D6	No Connect (NC)
D7	ETXEN/PMD14/CN15/RD6
D8	ETXD3/PMD13/CN19/RD13
D9	SDO1/OC1/INT0/RD0
D10	No Connect (NC)
D11	SCK1/IC3/PMCS2/PMA15/RD10
E1	T5CK/SDI1/RC4
E2	T4CK/AC2RX/RC3
E3	ECOL/SCK2A/U2BTX/U2ARTS/PMA5/CN8/RG6
E4	T3CK/AC2TX/RC2
E5	VDD
E6	C2TX/EXTERR/PMD9/RG1
E7	Vss
	1

ICL	
Pin Number	Full Pin Name
E8	AETXEN/SDA1/INT4/RA15
E9	RTCC/EMDIO/IC1/RD8
E10	SS1/IC2/RD9
E11	AETXCLK/SCL1/INT3/RA14
F1	MCLR
F2	ERXDV/SCL2A/SDO2A/U2ATX/PMA3/CN10/RG8
F3	ERXCLK/SS2A/U2BRX/U2ACTS/PMA2/CN11/RG9
F4	ECRS/SDA2A/SDI2A/U2ARX/PMA4/CN9/RG7
F5	Vss
F6	No Connect (NC)
F7	No Connect (NC)
F8	VDD
F9	OSC1/CLKI/RC12
F10	Vss
F11	OSC2/CLKO/RC15
G1	AERXD0/INT1/RE8
G2	AERXD1/INT2/RE9
G3	TMS/RA0
G4	No Connect (NC)
G5	VDD
G6	Vss
G7	Vss
G8	No Connect (NC)
G9	TDO/RA5
G10	SDA2/RA3
G11	TDI/RA4
H1	AN5/C1IN+/VBuson/CN7/RB5
H2	AN4/C1IN-/CN6/RB4
H3	Vss
H4	VDD
H5	No Connect (NC)
H6	VDD
H7	No Connect (NC)
H8	VBUS
H9	Vusb
H10	D+/RG2
H11	SCL2/RA2
J1	AN3/C2IN+/CN5/RB3
J2	AN2/C2IN-/CN4/RB2
J3	PGED2/AN7/RB7
J4	AVDD
J5	AN11/ERXERR/AETXERR/PMA12/RB11
J6	TCK/RA1
J7	AN12/ERXD0/AECRS/PMA11/RB12
J8	No Connect (NC)
J9	No Connect (NC)
J10	SCL1A/SDO1A/U1ATX/RF8
J11	D-/RG3
K1	PGEC1/AN1/CN3/RB1
K2	PGED1/AN0/CN2/RB0
K3	VREF+/CVREF+/AERXD3/PMA6/RA10

© 2009 Microchip Technology Inc. Preliminary DS61156B-page 19

### TABLE 4: PIN NAMES: PIC32MX795F512L DEVICE

Pin Number	Full Pin Name
K4	AN8/C1OUT/RB8
K5	No Connect (NC)
K6	AC1RX/SS3A/U3BRX/U3ACTS/RF12
K7	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14
K8	VDD
K9	AETXD1/SCK1A/U1BTX/U1ARTS/CN21/RD15
K10	USBID/RF3
K11	SDA1A/SDI1A/U1ARX/RF2
L1	PGEC2/AN6/OCFA/RB6
L2	VREF-/CVREF-/AERXD2/PMA7/RA9

Pin Number	Full Pin Name
L3	AVss
L4	AN9/C2OUT/RB9
L5	AN10/CVREFOUT/PMA13/RB10
L6	AC1TX/SCK3A/U3BTX/U3ARTS/RF13
L7	AN13/ERXD1/AECOL/PMA10/RB13
L8	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
L9	AETXD0/SS1A/U1BRX/U1ACTS/CN20/RD14
L10	SDA3A/SDI3A/U3ARX/PMA9/CN17/RF4
L11	SCL3A/SDO3A/U3ATX/PMA8/CN18/RF5

### **Table of Contents**

1.0	Device Overview	23
2.0	Guidelines for Getting Started with 32-bit Microcontrollers	35
3.0	PIC32MX MCU	
4.0	Memory Organization	
5.0	Flash Program Memory	105
6.6	Resets	107
7.0	Interrupt Controller	109
3.0	Oscillator Configuration	113
9.0	Prefetch Cache	115
10.0	Direct Memory Access (DMA) Controller	117
11.0	USB On-The-Go (OTG)	119
12.0	I/O Ports	121
13.0	Timer1	123
14.0	Timer2/3, Timer4/5	125
15.0	Input Capture	127
16.0	Output Compare	129
	Serial Peripheral Interface (SPI)	
	Inter-Integrated Circuit (I <sup>2</sup> C <sup>TM</sup> )	
	Universal Asynchronous Receiver Transmitter (UART)	
	Parallel Master Port (PMP)	
	Real-Time Clock and Calendar (RTCC)	
22.0	10-bit Analog-to-Digital Converter (ADC)	141
23.0	Controller Area Network (CAN)	143
24.0	Ethernet Controller	145
25.0	Comparator	147
	Comparator Voltage Reference (CVref)	
27.0	Power-Saving Features	151
28.0	Special Features	153
29.0	Instruction Set	167
30.0	Development Support	173
31.0	Electrical Characteristics	177
32.0	Packaging Information	219
ndex		237

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

**NOTES:** 

### 1.0 DEVICE OVERVIEW


Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information. This document contains device-specific information for PIC32MX5XX/6XX/7XX devices.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC32MX5XX/6XX/7XX family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: BLOCK DIAGRAM<sup>(1,2)</sup>



**TABLE 1-1: PINOUT I/O DESCRIPTIONS** 

	Pi	in Number <sup>(</sup>	1)	Pin	Buffer	
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Type	Туре	Description
AN0	16	25	K2	I	Analog	Analog input channels.
AN1	15	24	K1	I	Analog	
AN2	14	23	J2	I	Analog	
AN3	13	22	J1	I	Analog	
AN4	12	21	H2	I	Analog	
AN5	11	20	H1	I	Analog	
AN6	17	26	L1	I	Analog	
AN7	18	27	J3	I	Analog	
AN8	21	32	K4	I	Analog	
AN9	22	33	L4	I	Analog	
AN10	23	34	L5	I	Analog	
AN11	24	35	J5	I	Analog	
AN12	27	41	J7	I	Analog	
AN13	28	42	L7	I	Analog	
AN14	29	43	K7	I	Analog	
AN15	30	44	L8	I	Analog	
CLKI	39	63	F9	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.
CLKO	40	64	F11	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	39	63	F9	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	40	64	F11	I/O	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	47	73	C10	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	48	74	B11	0		32.768 kHz low-power oscillator crystal output.

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input P = Power O = Output

I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Р	in Number <sup>(</sup>	1)			
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description
CN0	48	74	B11	I	ST	Change notification inputs.
CN1	47	73	C10	I	ST	Can be software programmed for internal weak
CN2	16	25	K2	I	ST	pull-ups on all inputs.
CN3	15	24	K1	I	ST	
CN4	14	23	J2	I	ST	
CN5	13	22	J1	I	ST	
CN6	12	21	H2	I	ST	
CN7	11	20	H1	I	ST	
CN8	4	10	E3	I	ST	
CN9	5	11	F4	I	ST	
CN10	6	12	F2	I	ST	
CN11	8	14	F3	I	ST	
CN12	30	44	L8	I	ST	
CN13	52	81	C8	I	ST	
CN14	53	82	B8	I	ST	
CN15	54	83	D7	I	ST	
CN16	55	84	C7	I	ST	
CN17	31	49	L10	I	ST	
CN18	32	50	L11	I	ST	
CN19	_	80	D8	I	ST	
CN20	_	47	L9	I	ST	
CN21	_	48	K9	I	ST	
IC1	42	68	E9	I	ST	Capture inputs 1-5.
IC2	43	69	E10	I	ST	
IC3	44	70	D11	I	ST	
IC4	45	71	C11	I	ST	
IC5	52	79	A9	I	ST	
OCFA	17	26	L1	I	ST	Output Compare Fault A input.
OC1	46	72	D9	0	_	Output Compare output 1.
OC2	49	76	A11	0	_	Output Compare output 2
OC3	50	77	A10	0	1	Output Compare output 3.
OC4	51	78	В9	0	_	Output Compare output 4.
OC5	52	81	C8	0	_	Output Compare output 5.
OCFB	30	44	L8	I	ST	Output Compare Fault B input.
INT0	46	72	D9	I	ST	External interrupt 0.
INT1	42	18	G1	I	ST	External interrupt 1.
INT2	43	19	G2	I	ST	External interrupt 2.

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

TABLE 1-1	1	in Number <sup>(</sup>				
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description
INT3	44	66	E11	I	ST	External interrupt 3.
INT4	45	67	E8	I	ST	External interrupt 4.
RA0	_	17	G3	I/O	ST	PORTA is a bidirectional I/O port.
RA1	_	38	J6	I/O	ST	
RA2	_	58	H11	I/O	ST	
RA3	_	59	G10	I/O	ST	
RA4	_	60	G11	I/O	ST	
RA5	_	61	G9	I/O	ST	
RA6		91	C5	I/O	ST	
RA7	_	92	B5	I/O	ST	
RA9	_	28	L2	I/O	ST	
RA10		29	K3	I/O	ST	
RA14	_	66	E11	I/O	ST	
RA15	_	67	E8	I/O	ST	
RB0	16	25	K2	I/O	ST	PORTB is a bidirectional I/O port.
RB1	15	24	K1	I/O	ST	
RB2	14	23	J2	I/O	ST	
RB3	13	22	J1	I/O	ST	
RB4	12	21	H2	I/O	ST	
RB5	11	20	H1	I/O	ST	
RB6	17	26	L1	I/O	ST	
RB7	18	27	J3	I/O	ST	
RB8	21	32	K4	I/O	ST	
RB9	22	33	L4	I/O	ST	
RB10	23	34	L5	I/O	ST	
RB11	24	35	J5	I/O	ST	
RB12	27	41	J7	I/O	ST	
RB13	28	42	L7	I/O	ST	
RB14	29	43	K7	I/O	ST	
RB15	30	44	L8	I/O	ST	
RC1	_	6	D1	I/O	ST	PORTC is a bidirectional I/O port.
RC2	_	7	E4	I/O	ST	
RC3	_	8	E2	I/O	ST	
RC4		9	E1	I/O	ST	
RC12	39	63	F9	I/O	ST	
RC13	47	73	C10	I/O	ST	
RC14	48	74	B11	I/O	ST	
RC15	40	64	F11	I/O	ST	

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

**TABLE 1-1:** PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pi	in Number <sup>(</sup>	1)			
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description
RD0	46	72	D9	I/O	ST	PORTD is a bidirectional I/O port.
RD1	49	76	A11	I/O	ST	
RD2	50	77	A10	I/O	ST	
RD3	51	78	В9	I/O	ST	
RD4	52	81	C8	I/O	ST	
RD5	53	82	B8	I/O	ST	
RD6	54	83	D7	I/O	ST	
RD7	55	84	C7	I/O	ST	
RD8	42	68	E9	I/O	ST	
RD9	43	69	E10	I/O	ST	
RD10	44	70	D11	I/O	ST	
RD11	45	71	C11	I/O	ST	
RD12	_	79	A9	I/O	ST	
RD13	_	80	D8	I/O	ST	
RD14	_	47	L9	I/O	ST	
RD15	_	48	K9	I/O	ST	
RE0	60	93	A4	I/O	ST	PORTE is a bidirectional I/O port.
RE1	61	94	B4	I/O	ST	
RE2	62	98	В3	I/O	ST	
RE3	63	99	A2	I/O	ST	
RE4	64	100	A1	I/O	ST	
RE5	1	3	D3	I/O	ST	
RE6	2	4	C1	I/O	ST	
RE7	3	5	D2	I/O	ST	
RE8	_	18	G1	I/O	ST	
RE9	_	19	G2	I/O	ST	
RF0	58	87	В6	I/O	ST	PORTF is a bidirectional I/O port.
RF1	59	88	A6	I/O	ST	
RF2	_	52	K11	I/O	ST	
RF3	33	51	K10	I/O	ST	
RF4	31	49	L10	I/O	ST	
RF5	32	50	L11	I/O	ST	
RF8	_	53	J10	I/O	ST	
RF12	_	40	K6	I/O	ST	
RF13	_	39	L6	I/O	ST	

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input

P = Power O = Output I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pi	in Number <sup>(</sup>	1)			
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description
RG0	_	90	A5	I/O	ST	PORTG is a bidirectional I/O port.
RG1	_	89	E6	I/O	ST	
RG6	4	10	E3	I/O	ST	
RG7	5	11	F4	I/O	ST	
RG8	6	12	F2	I/O	ST	
RG9	8	14	F3	I/O	ST	
RG12	_	96	C3	I/O	ST	
RG13	_	97	A3	I/O	ST	
RG14	_	95	C4	I/O	ST	
RG15	_	1	B2	I/O	ST	
RG2	37	57	H10	I	ST	PORTG input pins.
RG3	36	56	J11	I	ST	
T1CK	48	74	B11	I	ST	Timer1 external clock input.
T2CK	_	6	D1	I	ST	Timer2 external clock input.
T3CK	_	7	E4	I	ST	Timer3 external clock input.
T4CK	—	8	E2	I	ST	Timer4 external clock input.
T5CK	_	9	E1	I	ST	Timer5 external clock input.
U1ACTS	43	47	L9	I	ST	UART1A clear to send.
U1ARTS	49	48	K9	0	_	UART1A ready to send.
U1ARX	50	52	K11	I	ST	UART1A receive.
U1ATX	51	53	J10	0	_	UART1A transmit.
U2ACTS	8	14	F3	I	ST	UART2A clear to send.
U2ARTS	4	10	E3	0		UART2A ready to send.
U2ARX	5	11	F4	I	ST	UART2A receive.
U2ATX	6	12	F2	0		UART2A transmit.
U3ACTS	21	40	K6	I	ST	UART3A clear to send.
U3ARTS	29	39	L6	0		UART3A ready to send.
U3ARX	31	49	L10	I	ST	UART3A receive.
U3ATX	32	50	L11	0	1	UART3A transmit.
U1BRX	43	47	L9	I	ST	UART1B receive.
U1BTX	49	48	K9	0	_	UART1B transmit.
U2BRX	8	14	F3	I	ST	UART2B receive.
U2BTX	4	10	E3	0	_	UART2B transmit.
U3BRX	21	40	K6	I	ST	UART3B receive.
U3BTX	29	39	L6	0	_	UART3B transmit.

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input P = PowerO = Output I = Input

TTL = TTL input buffer

**TABLE 1-1:** PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pi	in Number <sup>(1</sup>	1)		·	
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description
SCK1	_	70	D11	I/O	ST	Synchronous serial clock input/output for SPI1.
SDI1	_	9	E1	I	ST	SPI1 data in.
SDO1	_	72	D9	0	_	SPI1 data out.
SS1	_	69	E10	I/O	ST	SPI1 slave synchronization or frame pulse I/O.
SCK1A	49	48	K9	I/O	ST	Synchronous serial clock input/output for SPI1A.
SDI1A	50	52	K11	I	ST	SPI1A data in.
SDO1A	51	53	J10	0	_	SPI1A data out.
SS1A	43	47	L9	I/O	ST	SPI1A slave synchronization or frame pulse I/O.
SCK2A	4	10	E3	I/O	ST	Synchronous serial clock input/output for SPI2A.
SDI2A	5	11	F4	I	ST	SPI2A data in.
SDO2A	6	12	F2	0	_	SPI2A data out.
SS2A	8	14	F3	I/O	ST	SPI2A slave synchronization or frame pulse I/O.
SCK3A	29	39	L6	I/O	ST	Synchronous serial clock input/output for SPI3A.
SDI3A	31	49	L10	I	ST	SPI3A data in.
SDO3A	32	50	L11	0	_	SPI3A data out.
SS3A	21	40	K6	I/O	ST	SPI3A slave synchronization or frame pulse I/O.
SCL1	44	66	E11	I/O	ST	Synchronous serial clock input/output for I2C1.
SDA1	43	67	E8	I/O	ST	Synchronous serial data input/output for I2C1.
SCL1A		58	H11	I/O	ST	Synchronous serial clock input/output for I2C1A.
SDA1A		59	G10	I/O	ST	Synchronous serial data input/output for I2C1A.
SCL2	6	12	F2	I/O	ST	Synchronous serial clock input/output for I2C2.
SDA2	5	11	F4	I/O	ST	Synchronous serial data input/output for I2C2.
SCL2A	32	50	L11	I/O	ST	Synchronous serial clock input/output for I2C2A.
SDA2A	31	49	L10	I/O	ST	Synchronous serial data input/output for I2C2A.
SCL3A	23	17	G3	I/O	ST	Synchronous serial clock input/output for I2C3A.
SDA3A	27	38	J6	I/O	ST	Synchronous serial data input/output for I2C3A.
TMS	28	60	G11	I	ST	JTAG Test mode select pin.
TCK	24	61	G9	I	ST	JTAG test clock input pin.
TDI	42	68	E9	I	ST	JTAG test data input pin.
TDO	15	28	L2	0		JTAG test data output pin.
RTCC	16	29	K3	0		Real-Time Clock alarm output.
CVREF-	23	34	L5	I	ANA	Comparator Voltage Reference (low).
CVREF+	12	21	H2	ı	ANA	Comparator Voltage Reference (high).
CVREFOUT	11	20	H1	0	ANA	Comparator Voltage Reference output.
C1IN-	21	32	K4	I	ANA	Comparator 1 negative input.
C1IN+	14	23	J2	I	ANA	Comparator 1 positive input.
C1OUT	13	22	J1	0	_	Comparator 1 output.

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input P = Power

O = Output

I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Р	in Number <sup>(1</sup>	1)	Pin	Buffer	
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Type	Туре	Description
C2IN-	22	33	L4	I	ANA	Comparator 2 negative input.
C2IN+	30	44	L8	I	ANA	Comparator 2 positive input.
C2OUT	29	43	K7	0	_	Comparator 2 output.
PMA0	_	58	H11	I/O	TTL/ST	Parallel Master Port Address Bit 0 input (Buffered Slave modes) and output (Master modes).
PMA1	_	59	G10	I/O	TTL/ST	Parallel Master Port Address Bit 1 input (Buffered Slave modes) and output (Master modes).
PMA2	8	14	F3	0	_	Parallel Master Port Address (Demultiplexed
PMA3	6	12	F2	0	_	Master modes).
PMA4	5	11	F4	0	_	
PMA5	4	10	E3	0		
PMA6	16	29	К3	0		
PMA7	22	28	L2	0	1	
PMA8	32	50	L11	0	_	
PMA9	31	49	L10	0	_	
PMA10	28	42	L7	0	_	
PMA11	27	41	J7	0	_	
PMA12	24	35	J5	0	_	
PMA13	23	34	L5	0		
PMA14	45	71	C11	0		
PMA15	44	70	D11	0		
PMCS1	45	71	C11	0		Parallel Master Port Chip Select 1 Strobe.
PMCS2	44	70	D11	0	_	Parallel Master Port Chip Select 2 Strobe.

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input P = PowerO = Output I = Input

TTL = TTL input buffer

**TABLE 1-1:** PINOUT I/O DESCRIPTIONS (CONTINUED)

	Р	in Number <sup>(</sup>	1)			
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description
PMD0	60	93	A4	I/O	TTL/ST	Parallel Master Port Data (Demultiplexed Master
PMD1	61	94	B4	I/O	TTL/ST	mode) or Address/Data (Multiplexed Master
PMD2	62	98	В3	I/O	TTL/ST	modes).
PMD3	63	99	A2	I/O	TTL/ST	
PMD4	64	100	A1	I/O	TTL/ST	
PMD5	1	3	D3	I/O	TTL/ST	
PMD6	2	4	C1	I/O	TTL/ST	
PMD7	3	5	D2	I/O	TTL/ST	
PMD8	_	90	A5	I/O	TTL/ST	
PMD9	_	89	E6	I/O	TTL/ST	
PMD10	_	88	A6	I/O	TTL/ST	
PMD11	_	87	В6	I/O	TTL/ST	
PMD12	_	79	A9	I/O	TTL/ST	
PMD13		80	D8	I/O	TTL/ST	
PMD14	_	83	D7	I/O	TTL/ST	
PMD15		84	C7	I/O	TTL/ST	
PMALL	30	44	L8	0	_	Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes).
PMALH	29	43	K7	0	_	Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes).
PMRD	53	82	B8	0	_	Parallel Master Port Read Strobe.
PMWR	52	81	C8	0	_	Parallel Master Port Write Strobe.
VBUS	34	54	H8	I	ANA	USB bus power monitor.
Vusb	35	55	H9	Р	_	USB internal transceiver supply.
VBUSON	11	20	H1	0	_	USB Host and OTG bus power control output.
D+	37	57	H10	I/O	ANA	USB D+.
D-	36	56	J11	I/O	ANA	USB D
USBID	33	51	K10	I	ST	USB OTG ID Detect.
C1RX	58	87	В6	I	ST	CAN1 bus receive pin.
C1TX	59	88	A6	0	_	CAN1 bus transmit pin.
AC1RX	32	40	K6	I	ST	Alternate CAN1 bus receive pin.
AC1TX	31	39	L6	0	_	Alternate CAN1 bus transmit pin.
C2RX	29	90	A5	I	ST	CAN2 bus receive pin.
C2TX	21	89	E6	0	_	CAN2 bus transmit pin.
AC2RX	_	8	E2	1	ST	Alternate CAN2 bus receive pin.
AC2TX	_	7	E4	0	_	Alternate CAN2 bus transmit pin.
ERXD0	61	41	J7	I	ST	Ethernet Receive Data 0.
ERXD1	60	42	L7	I	ST	Ethernet Receive Data 1.
•	CMOS = CMO	•	•	•	Analog	= Analog input P = Power

ST = Schmitt Trigger input with CMOS levels

O = Output

P = Power I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		in Number <sup>(</sup>				
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description
ERXD2	59	43	K7	I	ST	Ethernet Receive Data 2.
ERXD3	58	44	L8	I	ST	Ethernet Receive Data 3.
ERXERR	64	35	J5	I	ST	Ethernet Receive Error Input.
ERXDV	62	12	F2	I	ST	Ethernet Receive Data Valid.
ERXCLK	63	14	F3	I	ST	Ethernet Receive Clock.
ETXD0	2	88	A6	0	_	Ethernet Transmit Data 0.
ETXD1	3	87	В6	0	-	Ethernet Transmit Data 1.
ETXD2	43	79	A9	0		Ethernet Transmit Data 2.
ETXD3	42	80	D8	0	_	Ethernet Transmit Data 3.
ETXERR	54	89	E6	0	_	Ethernet Transmit Error.
ETXEN	1	83	D7	0		Ethernet Transmit Enable.
ETXCLK	55	84	C7	I	ST	Ethernet Transmit Clock.
ECOL	44	10	E3	I	ST	Ethernet Collision Detect.
ECRS	45	11	F4	I	ST	Ethernet MII Carrier Sense.
EMDC	30	71	C11	0		Ethernet MII Management Data Clock.
EMDIO	49	68	E9	I/O	_	Ethernet MII Management Data.
AERXD0	43	18	G1	I	ST	Alternate Ethernet Receive Data 0.
AERXD1	42	19	G2	I	ST	Alternate Ethernet Receive Data 1.
AERXD2		28	L2	I	ST	Alternate Ethernet Receive Data 2.
AERXD3		29	K3	I	ST	Alternate Ethernet Receive Data 3.
AERXERR	55	1	B2	I	ST	Alternate Ethernet Receive Error Input.
AERXDV	44			I	ST	Alternate Ethernet Receive Data Valid.
AERXCLK	45			I	ST	Alternate Ethernet Receive Clock.
AETXD0	59	47	L9	0		Alternate Ethernet Transmit Data 0.
AETXD1	58	48	K9	0		Alternate Ethernet Transmit Data 1.
AETXD2	_	44	L8	0	_	Alternate Ethernet Transmit Data 2.
AETXD3	_	43	K7	0		Alternate Ethernet Transmit Data 3.
AETXERR	_	35	J5	0		Alternate Ethernet Transmit Error.
AETXEN	54	67	E8	0		Alternate Ethernet Transmit Enable.
AETXCLK		66	E11	I	ST	Alternate Ethernet Transmit Clock.
AECOL	_	42	L7	I	ST	Alternate Ethernet Collision Detect.
AECRS	_	41	J7	I	ST	Alternate Ethernet MII Carrier Sense.
TRCLK	_	91	C5	0		Trace Clock.
TRD0	_	97	А3	0		Trace Data Bits 0-3.
TRD1		96	C3	0		
TRD2	_	95	C4	0		
TRD3	_	92	B5	0	_	

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Р	in Number <sup>(</sup>	1)	Pin	Buffer	
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Туре	Туре	Description
PGED1	16	25	K2	I/O	ST	Data I/O pin for programming/debugging communication channel 1.
PGEC1	15	24	K1	1	ST	Clock input pin for programming/debugging communication channel 1.
PGED2	18	27	J3	I/O	ST	Data I/O pin for programming/debugging communication channel 2.
PGEC2	17	26	L1	I	ST	Clock input pin for programming/debugging communication channel 2.
MCLR	7	13	F1	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	19	30	J4	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	20	31	L3	Р	Р	Ground reference for analog modules.
VDD	10, 26, 38, 57	2, 16, 37, 46, 62, 86	A7, C2, C9, E5, K8, F8, G5, H4, H6	Р	_	Positive supply for peripheral logic and I/O pins.
VCAP/ VDDCORE	56	85	В7	Р	_	CPU logic filter capacitor connection.
Vss	9, 25, 41	15, 36, 45, 65, 75	A8, B10, D4, D5, E7, F5, F10, G6, G7, H3	Р	_	Ground reference for logic and I/O pins. This pin must be connected at all times.
VREF+	16	29	K3	I	Analog	Analog voltage reference (high) input.
VREF-	15	28	L2	I	Analog	Analog voltage reference (low) input.

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels O = Output

 $\begin{array}{ll} \mbox{Analog = Analog input} & \mbox{$P = Power} \\ \mbox{$O = Output} & \mbox{$I = Input} \\ \end{array}$ 

ST = Schmitt Trigger input with CMOS levels O = Output I = Input TTL = TTL input buffer

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

© 2009 Microchip Technology Inc. Preliminary DS61156B-page 33

NOTES:

## 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32)
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

### 2.1 Basic Connection Requirements

Getting started with the PIC32MX5XX/6XX/7XX family of 32-bit Microcontrollers (MCU) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins—even if the ADC module is not used

(see Section 2.2 "Decoupling Capacitors")

- VCAP/VDDCORE pin
   (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins—used for In-Circuit Serial Programming (ICSP™) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins—when external oscillator source is used

(see Section 2.8 "External Oscillator Pins")

The following pin may be required, as well:

VREF+/VREF- pins-used when external voltage reference for ADC module is implemented

**Note:** The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.


### 2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD, and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 μF (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The
  decoupling capacitors should be placed as close
  to the pins as possible. It is recommended that
  the capacitors be placed on the same side of the
  board as the device. If space is constricted, the
  capacitor can be placed on another layer on the
  PCB using a via; however, ensure that the trace
  length from the pin to the capacitor is within onequarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μF in parallel with 0.001 μF.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



#### 2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7  $\mu F$  to 47  $\mu F$ . This capacitor should be located as close to the device as possible.

# 2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

#### 2.3.1 INTERNAL REGULATOR MODE

A low-ESR (1 ohm) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the internal voltage regulator output. The VCAP/VDDCORE pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **Section 31.0** "Electrical Characteristics" for additional information on CEFC specifications.

## 2.4 Master Clear (MCLR) Pin

The  $\overline{\text{MCLR}}$  pin provides for two specific device functions:


- · Device Reset
- · Device programming and debugging

Pulling The MCLR pin low generates a device Reset. Figure 2-2 shows a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the  $\overline{\text{MCLR}}$  pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- Note 1:  $R \le 10 \text{ k}\Omega$  is recommended. A suggested starting value is  $10 \text{ k}\Omega$ . Ensure that the MCLR pin VIH and VIL specifications are met.
  - 2:  $R1 \le 470\Omega$  will limit any current flowing into  $\overline{MCLR}$  from the external capacitor C, in the event of  $\overline{MCLR}$  pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the  $\overline{MCLR}$  pin VIH and VIL specifications are met.
  - **3:** The capacitor can be sized to prevent unintentional Resets from brief glitches or to extend the device Reset period during POR.

### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 2, MPLAB ICD 3, or MPLAB REAL ICETM.

For more information on ICD 2, ICD 3, and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB<sup>®</sup> ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB® ICD 2" (poster) DS51265
- "MPLAB® ICD 2 Design Advisory" DS51566
- "Using MPLAB® ICD 3" (poster) DS51765
- "MPLAB® ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- "Using MPLAB® REAL ICE™" (poster) DS51749

### **2.6 JTAG**

The TMS, TDO, TDI, and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms

Pull-up resistors, series diodes, and capacitors on the TMS, TDO, TDI, and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

### 2.7 Trace

The trace pins can be connected to a hardware-traceenabled programmer to provide a compress real time instruction trace. When used for trace the TRD3, TRD2, TRD1, TRD0, and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 ohm series resistor between the trace pins and the trace connector.


© 2009 Microchip Technology Inc. Preliminary DS61156B-page 37

### 2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



# 2.9 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3, or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins by setting all bits in the ADPCFG register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3, or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3, or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

#### 2.10 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

### 3.0 PIC32MX MCU

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "MCU" (DS61113) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). Resources for the MIPS32® M4K® Processor Core are available at http://www.mips.com.

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The MCU module is the heart of the PIC32MX5XX/6XX/7XX family processor. The MCU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

#### 3.1 Features

- · 5-stage pipeline
- · 32-bit Address and Data Paths
- MIPS32 Enhanced Architecture (Release 2)
  - Multiply-Accumulate and Multiply-Subtract Instructions
  - Targeted Multiply Instruction
  - Zero/One Detect Instructions
  - WAIT Instruction
  - Conditional Move Instructions (MOVN, MOVZ)
  - Vectored interrupts
  - Programmable exception vector base

- Atomic interrupt enable/disable
- GPR shadow registers to minimize latency for interrupt handlers
- Bit field manipulation instructions
- MIPS16e<sup>™</sup> Code Compression
  - 16-bit encoding of 32-bit instructions to improve code density
  - Special PC-relative instructions for efficient loading of addresses and constants
  - SAVE & RESTORE macro instructions for setting up and tearing down stack frames within subroutines
  - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- Simple Dual Bus Interface
  - Independent 32-bit address and data busses
  - Transactions can be aborted to improve interrupt latency
- · Autonomous Multiply/Divide Unit
  - Maximum issue rate of one 32x16 multiply per clock
  - Maximum issue rate of one 32x32 multiply every other clock
  - Early-in iterative divide. Minimum 11 and maximum 33 clock latency (dividend (rs) sign extension-dependent)
- Power Control
  - Minimum frequency: 0 MHz
  - Low-Power mode (triggered by WAIT instruction)
  - Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace
  - Support for single stepping
  - Virtual instruction and data address/value
  - Breakpoints
  - PC tracing with trace compression

#### FIGURE 3-1: MCU BLOCK DIAGRAM



### 3.2 Architecture Overview

The PIC32MX5XX/6XX/7XX family core contains several logic blocks working together in parallel, providing an efficient high performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Co-processor (CP0)
- Fixed Mapping Translation (FMT)
- · Dual Internal Bus interfaces
- Power Management
- MIPS16e Support
- Enhanced JTAG (EJTAG) Controller

#### 3.2.1 EXECUTION UNIT

The PIC32MX5XX/6XX/7XX family core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- Load aligner
- Bypass multiplexers used to avoid stalls when executing instructions streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- · Shifter and Store Aligner

### 3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The PIC32MX5XX/6XX/7XX family core includes a multiply/divide unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32MX core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit-wide *rs*, 15 iterations are skipped, and for a 24-bit-wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32MX core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1: PIC32MX5XX/6XX/7XX FAMILY CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

Opcode	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	1	1
MSUB/MSUBU	32 bits	2	2
MUL	16 bits	2	1
	32 bits	3	2
DIV/DIVU	8 bits	12	11
	16 bits	19	18
	24 bits	26	25
	32 bits	33	32

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction, required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, multiply-add (MADD) and multiply-subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

## 3.2.3 SYSTEM CONTROL CO-PROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User, and Debug), and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e, is also available by accessing the CP0 registers, listed in Table 3-2.

© 2009 Microchip Technology Inc. Preliminary DS61156B-page 41

TABLE 3-2: CO-PROCESSOR 0 REGISTERS

Register Number	Register Name	Function
0-6	Reserved	Reserved in the PIC32MX5XX/6XX/7XX family core.
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers.
8	BadVAddr <sup>(1)</sup>	Reports the address for the most recent address-related exception.
9	Count <sup>(1)</sup>	Processor cycle count.
10	Reserved	Reserved in the PIC32MX5XX/6XX/7XX family core.
11	Compare <sup>(1)</sup>	Timer interrupt control.
12	Status <sup>(1)</sup>	Processor status and control.
12	IntCtl <sup>(1)</sup>	Interrupt system status and control.
12	SRSCtl <sup>(1)</sup>	Shadow register set status and control.
12	SRSMap <sup>(1)</sup>	Provides mapping from vectored interrupt to a shadow set.
13	Cause <sup>(1)</sup>	Cause of last general exception.
14	EPC <sup>(1)</sup>	Program counter at last exception.
15	PRId	Processor identification and revision.
15	EBASE	Exception vector base register.
16	Config	Configuration register.
16	Config1	Configuration register 1.
16	Config2	Configuration register 2.
16	Config3	Configuration register 3.
17-22	Reserved	Reserved in the PIC32MX5XX/6XX/7XX family core.
23	Debug <sup>(2)</sup>	Debug control and exception status.
24	DEPC <sup>(2)</sup>	Program counter at last debug exception.
25-29	Reserved	Reserved in the PIC32MX5XX/6XX/7XX family core.
30	ErrorEPC <sup>(1)</sup>	Program counter at last error.
31	DESAVE <sup>(2)</sup>	Debug handler scratchpad register.

Note 1: Registers used in exception processing.

2: Registers used during debug.

Co-processor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events, or program errors. Table 3-3 lists the exception types in order of priority.

TABLE 3-3: PIC32MX5XX/6XX/7XX FAMILY CORE EXCEPTION TYPES

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR).
DSS	EJTAG Debug Single Step.
DINT	EJTAG Debug Interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input, or by setting the EjtagBrk bit in the ECR register.
NMI	Assertion of NMI signal.
Interrupt	Assertion of unmasked hardware or software interrupt signal.
DIB	EJTAG debug hardware instruction break matched.
AdEL	Fetch address alignment error. Fetch reference to protected address.
IBE	Instruction fetch bus error.
DBp	EJTAG Breakpoint (execution of SDBBP instruction).
Sys	Execution of SYSCALL instruction.
Вр	Execution of BREAK instruction.
RI	Execution of a Reserved Instruction.
СрU	Execution of a co-processor instruction for a co-processor that is not enabled.
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.
Ov	Execution of an arithmetic instruction that overflowed.
Tr	Execution of a trap (when trap condition is true).
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG Data Value Break on Store (address + value).
AdEL	Load address alignment error Load reference to protected address.
AdES	Store address alignment error. Store to protected address.
DBE	Load or store bus error.
DDBL	EJTAG data hardware breakpoint matched in load data compare.

© 2009 Microchip Technology Inc. Preliminary DS61156B-page 43

### 3.3 Power Management

The PIC32MX5XX/6XX/7XX family core offers a number of power management features, including low-power design, active power management, and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during idle periods.

### 3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see **Section 27.0** "Power-Saving Features".

#### 3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX5XX/6XX/7XX family core is in the clock tree and clocking registers. The PIC32MX family uses extensive use of local gated-clocks to reduce this dynamic power consumption.

### 3.4 EJTAG Debug Support

The PIC32MX5XX/6XX/7XX family core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the PIC32MX5XX/6XX/7XX family core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the PIC32MX5XX/6XX/7XX family core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define which registers are selected and how they are used.

### 4.0 MEMORY ORGANIZATION

Note:

This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. For detailed information, refer to **Section 3. "Memory Organization"** (DS61115) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX5XX/6XX/7XX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, SFRs, and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX5XX/6XX/7XX devices to execute from data memory.

Key features include:

- · 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/KSEG1) mode address space
- · Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- · Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable (KSEG0) and non-cacheable (KSEG1) address regions

# 4.1 PIC32MX5XX/6XX/7XX Memory Layout

PIC32MX5XX/6XX/7XX microcontrollers implement two address schemes: virtual and physical. All hardware resources such as program memory, data memory and peripherals are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals such as DMA and Flash controller that access memory independently of CPU

The memory maps for the PIC32MX5XX/6XX/7XX devices are shown in Figure 4-1, Figure 4-2, and Figure 4-3.

## 4.1.1 PERIPHERAL REGISTERS LOCATIONS

Table 4-1 through Table 4-44 contain the peripheral address maps for the PIC32MX5XX/6XX/7XX devices. Peripherals located on the PB Bus are mapped to 512 byte boundaries. Peripherals on the FPB Bus are mapped to 4 Kbyte boundaries.

© 2009 Microchip Technology Inc. Preliminary DS61156B-page 45

FIGURE 4-1: MEMORY MAP ON RESET FOR PIC32MX575F256H AND PIC32MX575F256L DEVICES<sup>(1)</sup>




FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX575F512H, PIC32MX575F512L, PIC32MX675F512H, AND PIC32MX675F512L DEVICES




FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX695F512H, PIC32MX695F512L, PIC32MX795F512H, AND PIC32MX795F512L DEVICES




TABLE 4-1: BUS MATRIX REGISTER MAP

ess												Bits							
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	BMXCON <sup>(1)</sup>	31:16	_	_	_	_	_	BMXCHEDMA	_	_	_	_	_	BMXERRIXI	BMXERRICD	BMXERRDMA	BMXERRDS	BMXERRIS	001F
2000	Вижоон	15:0		_	_	_	_	_	_	_	_	BMXWSDRM	_	_	_	В	MXARB<2:0>		0040
2010	BMXDKPBA <sup>(1)</sup>	31:16	1	_	_	_	1	_	_	_	_	_	_	_	_	_	_	_	0000
2010	5, 15.11. 571	15:0																0000	
2020	BMXDUDBA <sup>(1)</sup>	31:16	_															0000	
2020		15:0									BMXDU	JDBA<15:0>							0000
2030	BMXDUPBA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	_	15:0									BMXDU	JPBA<15:0>							0000
2040	BMXDRMSZ	31:16									BMXDF	RMSZ<31:0>							xxxx
		15:0													,				xxxx
2050	BMXPUPBA <sup>(1)</sup>	31:16	-	_	_	_	_	_	_	_	_	_	_	_		BMXPUPBA	<19:16>		0000
		15:0									BMXPL	JPBA<15:0>							0000
2060	BMXPFMSZ	31:16									BMXPF	MSZ<31:0>							xxxx
		15:0																	xxxx
2070	BMXBOOTSZ	31:16									BMXBO	OTSZ<31:0>							0000
2070		15:0						Deceted to the second				0102301.02							3000

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-2: INTERRUPT REGISTER MAP FOR THE PIC32MX575F256H AND PIC32MX575F512H DEVICES<sup>(1)</sup>

sse		_								В	Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	INTCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	-	MVEC	_		TRC<2:0>	•	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INT-	31:16	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	STAT	15:0	_	_		_	_		RIPL<2:0>	•	_	_			VEC-	<5:0>		•	0000
1020	IPTMR	31:16 15:0								IPTMF	R<31:0>								0000
						U1ATXIF	U1ARXIF	U1AEIF											
4000	IFS0	31:16	I2C1MIF	I2CSIF	12CBIF	SPI1ATXIF	SPI1ARXIF	SPI1AEIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
1030	11-30					I2C1AMIF	I2C1ASIF	I2C1ABIF											
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	_	_	CAN1IF	USBIF	FCEIF	DMA7IF	DMA6IF	DMA5IF	DMA4IF	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1							U3ATXIF	U3ARXIF	U3AEIF	U2ATXIF	U2ARXIF	U2AEIF						
1040	01	15:0	RTCCIF	FSCMIF	_	_	_	SPI3ATXIF	SPI3ARXIF	SPI3AEIF	SPI2ATXIF	SPI2ARXIF	SPI2AEIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C3AMIF	I2C3ASIF	I2C3ASIF	I2C2AMIF	I2C2ASIF	I2C2ABIF						
1050	IFS2	31:16	1	_	1	_	1	_	_	_	_	_	_	1	1	_	1	_	0000
1030	02	15:0	1	_	1	_	U3BTXIF	U3BRXIF	U3BEIF	U2BTXIF	U2BRXIF	U2BEIF	U1BTXIF	U1BRXIF	U1BEIF	PMPEIF	IC5EIF	IC4EIF	0000
						U1ATXIE	U1ARXIE	U1AEIE											
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	SPI1ATXIE	SPI1ARXIE	SPI1AEIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1000						I2C1AMIE	I2C1ASIE	I2C1ABIE											
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	_	_	CAN1IE	USBIE	FCEIE	DMA7IE	DMA6IE	DMA5IE	DMA4IE	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1							U3ATXIE	U3ARXIE	U3AEIE	U2ATXIE	U2ARXIE	U2AEIE						
		15:0	RTCCIE	FSCMIE	_	_	_	SPI3ATXIE	SPI3ARXIE	SPI3AEIE	SPI2ATXIE	SPI2ARXIE	SPI2AEIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C3AMIE	I2C3ASIE	I2C3ASIE	I2C2AMIE	I2C2ASIE	I2C2ABIE						
1080	IEC2	31:16	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	1	_	U3BTXIE	U3BRXIE	U3BEIE	U2BTXIE	U2BRXIE	U2BEIE	U1BTXIE	U1BRXIE	U1BEIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	_	_			INT0IP<2:0>		INTOIS		_	_	_		CS1IP<2:0>	•	CS1IS		0000
		15:0		_			CS0IP<2:0>		CS0IS		_	_	_		CTIP<2:0>		CTIS		0000
10A0	IPC1	31:16	_	_			INT1IP<2:0>		INT1IS	S<1:0>	_	_	_		OC1IP<2:0>	•	OC1IS		0000
		15:0	—	_	_	nonted road	IC1IP<2:0>		IC1IS		_	_	_		T1IP<2:0>		T1IS-	<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Virtual Address (BF88\_#)

10B0

10C0

10D0

10E0

10F0

1100

1110

1120

1130

1140

1150

Register Name

IPC2

IPC3

IPC4

IPC5

IPC6

IPC7

IPC8

IPC9

IPC10

IPC11

IPC12

Bit Range

31:16

15:0

31:16

15:0

31:16

15:0

31:16

15:0

31:16

15:0

31:16

15:0

31:16

15:0

15:0

31:16

15:0

31:16

15:0

31:16

15:0

31/15

\_

\_

30/14

29/13

\_

28/12

27/11

INT2IP<2:0>

IC2IP<2:0>

INT3IP<2:0>

IC3IP<2:0>

INT4IP<2:0>

IC4IP<2:0>

IC5IP<2:0>

U1BIP<2:0>

26/10

All Resets

0000

0000

0000

0000

0000

0000

0000

0000

0000

16/0

INTERRUPT REGISTER MAP FOR THE PIC32MX575F256H AND PIC32MX575F512H DEVICES<sup>(1)</sup> (CONTINUED) **TABLE 4-2:** 

25/9

INT2IS<1:0>

IC2IS<1:0>

INT3IS<1:0>

IC3IS<1:0>

INT4IS<1:0>

IC4IS<1:0>

IC5IS<1:0>

24/8

23/7

22/6

21/5

20/4

19/3

OC2IP<2:0>

T2IP<2:0>

OC3IP<2:0>

T3IP<2:0>

OC4IP<2:0>

T4IP<2:0>

OC5IP<2:0>

T5IP<2:0>

18/2

17/1

OC2IS<1:0>

T2IS<1:0>

OC3IS<1:0>

T3IS<1:0>

OC4IS<1:0>

T4IS<1:0>

OC5IS<1:0>

T5IS<1:0>

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

U1BIS<1:0>

TABLE 4-3: INTERRUPT REGISTER MAP FOR THE PIC32MX675F512H AND PIC32MX695F512H DEVICES<sup>(1)</sup>

SS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16		_	_	_	_	_	_	_	_	_	_		_	_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	_		TRC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT	31:16	-	-	_	_	_	-	_	_	_	_	_	1	-	_	_	1	0000
1010	INTSTAL	15:0	_	-	_	_	_		RIPL<2:0>		_	_			VEC	<5:0>			0000
1020	IPTMR	31:16								IPTMR	!<31:0>								0000
		15:0																	0000
						U1ATXIF	U1ARXIF	U1AEIF											
1030	IFS0	31:16	I2C1MIF	12CSIF	I2CBIF	SPI1ATXIF	SPI1ARXIF	SPI1AEIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
						I2C1AMIF	I2C1ASIF	I2C1ABIF											
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	_		USBIF	FCEIF	DMA7IF	DMA6IF	DMA5IF	DMA4IF	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1							U3ATXIF	U3ARXIF	U3AEIF	U2ATXIF	U2ARXIF	U2AEIF						
		15:0	RTCCIF	FSCMIF	_	_	_	SPI3ATXIF	SPI3ARXIF	SPI3AEIF	SPI2ATXIF	SPI2ARXIF	SPI2AEIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
		31:16	_	_			_	I2C3AMIF	I2C3ASIF	I2C3ASIF	I2C2AMIF	I2C2ASIF	I2C2ABIF		_	_	_	_	0000
1050	IFS2	15:0			_	_	U3BTXIF	U3BRXIF	U3BEIF	U2BTXIF	U2BRXIF	U2BEIF	U1BTXIF	U1BRXIF	U1BEIF	PMPEIF	IC5EIF	IC4EIF	0000
		10.0				U1ATXIE	U1ARXIE	U1AEIE	OODLII	OZDIXII	OZDIVAII	OZDLII	OIDIXII	OTDIONI	OIDEII	1 IVII EII	IOOLII	IOTEII	0000
		31:16	I2C1MIE	I2C1SIE	I2C1BIE	SPI1ATXIE	SPI1ARXIE	SPI1AEIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1060	IEC0	01.10	IZOTIVILE	IZOTOIL	IZOTBIL	I2C1AMIE	I2C1ASIE	I2C1ABIE				COOIL	IOOIL	1012		00112	10112	1-112	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	_	_	USBIE	FCEIE	DMA7IE	DMA6IE	DMA5IE	DMA4IE	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
								U3ATXIE	U3ARXIE	U3AEIE	U2ATXIE	U2ARXIE	U2AEIE						
1070	IEC1	15:0	RTCCIE	FSCMIE	_	_	_	SPI3ATXIE	SPI3ARXIE	SPI3AEIE	SPI2ATXIE	SPI2ARXIE	SPI2AEIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C3AMIE	I2C3ASIE	I2C3ASIE	I2C2AMIE	I2C2ASIE	I2C2ABIE						
4000	1500	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1080	IEC2	15:0	_	_	_	_	U3BTXIE	U3BRXIE	U3BEIE	U2BTXIE	U2BRXIE	U2BEIE	U1BTXIE	U1BRXIE	U1BEIE	PMPEIE	IC5EIE	IC4EIE	0000
1000	IPC0	31:16	_	_	_		INT0IP<2:0>		INTOIS	S<1:0>	_	_	_		CS1IP<2:0>		CS1IS	S<1:0>	0000
1090	IPCU	15:0	_	_	_		CS0IP<2:0>		CS0IS	S<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16	_				INT1IP<2:0>		INT1IS	S<1:0>			_		OC1IP<2:0>		OC1IS	S<1:0>	0000
TUAU	IFCI	15:0	_	_	_		IC1IP<2:0>		IC1IS	<1:0>	_		_		T1IP<2:0>		T1IS-	<1:0>	0000
10B0	IPC2	31:16	_	_	_		INT2IP<2:0>		INT2IS	S<1:0>	_	_	_		OC2IP<2:0>	•	OC2IS	S<1:0>	0000
1000		15:0	— —	— Poset: — =	_	ented read a	IC2IP<2:0>		1	<1:0>	_	_	_		T2IP<2:0>		T2IS-	<1:0>	0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

IABLE 4-3. INTERRUPT REGISTER WAP FOR THE PIC32WX0/3F312H AND PIC32WX093F312H DEVICES\/(ICONTINU)	<b>TABLE 4-3:</b>	INTERRUPT REGISTER MAP FOR THE PIC32MX675F512H AND PIC32MX695F512H DEVICES(1)	(CONTINUED
---	-------------------	---	------------

ess		-								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10C0	IPC3	31:16	_	_	_		INT3IP<2:0>	•	INT3IS	S<1:0>	_	_	_		OC3IP<2:0>		OC315	S<1:0>	0000
1000	11-03	15:0	_	_	_		IC3IP<2:0>		IC3IS	<1:0>	_	_	_		T3IP<2:0>		T3IS-	<1:0>	0000
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>	•	INT4IS	S<1:0>	_	_	_		OC4IP<2:0>	,	OC415	S<1:0>	0000
1000	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS-	<1:0>	0000
10E0	IPC5	31:16	_	_	_	_	_	_	_	_	_	_	_		OC5IP<2:0>		OC515	S<1:0>	0000
1020	IFCS	15:0	_	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	_	_		T5IP<2:0>		T5IS-	<1:0>	0000
		31:16	_	_	_		AD1IP<2:0>		AD1IS	S<1:0>	_	_	_		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1AIP<2:0>	,	U1AIS	S<1:0>	
1000	IFCO	15:0	_	_	_		I2C1IP<2:0>		12C1IS	S<1:0>	_	_	_		SPI1AIP<2:0	>	SPI1AI	S<1:0>	0000
														I	2C1AIP<2:0	>	I2C1AI	S<1:0>	
							U2AIP<2:0>		U2AIS	S<1:0>									
1100	IPC7	31:16	_	_	_	93	SPI2AIP<2:0:	>	SPI2AI	S<1:0>	_	_	_	(	CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	IFC/					1	2C2AIP<2:0:	>	I2C2AI	S<1:0>									
		15:0	_	1		(	CMP1IP<2:0:	>	CMP1I	S<1:0>	_	_	_		PMPIP<2:0>	•	PMPIS	S<1:0>	0000
		31:16	_	1	_	F	RTCCIP<2:0:	>	RTCCI	S<1:0>	_	_	_	F	SCMIP<2:0	>	FSCMI	S<1:0>	0000
1110	IPC8														U3AIP<2:0>		U3AIS	S<1:0>	
1110	11 00	15:0	_	_	_	_	_	_	_	_	_	_	_		SPI3AIP<2:0	>	SPI3AI	S<1:0>	0000
														I	2C3AIP<2:0	>	I2C3AI	S<1:0>	
1120	IPC9	31:16	_	_	_	[	DMA3IP<2:0:	>	DMA3I	S<1:0>	_	_	_	[	DMA2IP<2:0	>	DMA2I	S<1:0>	0000
1120		15:0		_	_	[	DMA1IP<2:0:	>	DMA1I	S<1:0>	_	_	_	[	DMA0IP<2:0	>	DMA0I	S<1:0>	0000
1130	IPC10	31:16	_	_	_	[	DMA7IP<2:0:	>	DMA7I	S<1:0>	_	_	_	[	DMA6IP<2:0	>	DMA6I	S<1:0>	0000
1100	010	15:0	_	_	_	[	DMA7IP<2:0> DMA5IP<2:0>			S<1:0>	_	_	_	[	DMA4IP<2:0	>	DMA4I	S<1:0>	0000
1140	IPC11	31:16	_	_	_	_				_	_	_	_	_	_	_	_	_	0000
11-10	0	15:0	_	_	_		USBIP<2:0>		USBIS		_	_	_		FCEIP<2:0>		FCEIS		0000
1150	IPC12	31:16	_	_	_		U3BIP<2:0>		U3BIS	5<1:0>	_	_	_		U2BIP<2:0>		U2BIS	S<1:0>	0000
1130		15:0	_	_	_		U1BIP<2:0>		U1BIS		_	_	_		ETHIP<2:0>	•	ETHIS	S<1:0>	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-4: INTERRUPT REGISTER MAP FOR THE PIC32MX795F512H DEVICE<sup>(1)</sup>

SS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	INITCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	_		TRC<2:0>	•	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	INTSTAT	15:0	_	1	_	_	_		RIPL<2:0>		1	_			VEC	<5:0>			0000
1020	IPTMR	31:16								IPTMR	<31:0>								0000
1020		15:0																	0000
						U1ATXIF	U1ARXIF	U1AEIF											
1030	IFS0	31:16	I2C1MIF	I2CSIF	I2CBIF	SPI1ATXIF	SPI1ARXIF	SPI1AEIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
						I2C1AMIF	I2C1ASIF	I2C1ABIF											ļ!
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	CAN2IF	CAN1IF	USBIF	FCEIF	DMA7IF	DMA6IF	DMA5IF	DMA4IF	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1							U3ATXIF	U3ARXIF	U3AEIF	U2ATXIF	U2ARXIF	U2AEIF						
		15:0	RTCCIF	FSCMIF	_	_	_	SPI3ATXIF	SPI3ARXIF	SPI3AEIF	SPI2ATXIF	SPI2ARXIF	SPI2AEIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C3AMIF	I2C3ASIF	I2C3ASIF	I2C2AMIF	I2C2ASIF	I2C2ABIF						<u> </u>
1050	IFS2	31:16			_	_		-		— 			— 	_			-	-	0000
		15:0	_	_	_	—	U3BTXIF	U3BRXIF	U3BEIF	U2BTXIF	U2BRXIF	U2BEIF	U1BTXIF	U1BRXIF	U1BEIF	PMPEIF	IC5EIF	IC4EIF	0000
		24.40	IOCAMIE	1004015	IOCADIE	U1ATXIE	U1ARXIE	U1AEIE				00515	IOFIE	TEIE	INITAIC	00415	10415	TAIL	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	SPI1ATXIE	SPI1ARXIE I2C1ASIE	SPI1AEIE I2C1ABIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INTOIE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	CAN2IE	CAN1IE	USBIE	FCEIE	DMA7IE	DMA6IE	DMA5IE	DMA4IE	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
		31.10	IOSLIL	IOZLIL	ICILIL	LIIIL	CANZIL	U3ATXIE	U3ARXIE	U3AEIE	U2ATXIE	U2ARXIE	U2AEIE	DIVIATIL	DIVIAGIL	DIVIAZIL	DIVIATIL	DIVIAGIL	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	_	_	_	SPI3ATXIE			SPI2ATXIE	SPI2ARXIE		CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
		13.0	KIOOL	TOOMIL				I2C3AMIE	I2C3ASIE	I2C3ASIE	I2C2AMIE	I2C2ASIE	I2C2ABIE	OWII ZIL	OWN TIE	1 1011 12	ADIIL	OIVIL	0000
		31:16	_	_	_	_	_	—	—	—	—	_	_	_	_	_	_	_	0000
1080	IEC2	15:0	_		_	_	U3BTXIE	U3BRXIE	U3BEIE	U2BTXIE	U2BRXIE	U2BEIE	U1BTXIE	U1BRXIE	U1BEIE	PMPEIE	IC5EIE	IC4EIE	0000
		31:16		_	_		INT0IP<2:0>		INTOIS	l	_	_	_		CS1IP<2:0>		CS1IS	l	0000
1090	IPC0	15:0	_	_	_		CS0IP<2:0>		CSOIS		_	_	_		CTIP<2:0>		CTIS		0000
	<u> </u>	31:16	_	_	_		INT1IP<2:0>		INT1IS		_	_	_		OC1IP<2:0>	•		S<1:0>	0000
10A0	IPC1	15:0	_	_	_		IC1IP<2:0>		IC1IS		_	_	_		T1IP<2:0>			<1:0>	0000
	<u> </u>	31:16	_	_	_		INT2IP<2:0>	•	INT2IS		_	_	_		OC2IP<2:0>	•		S<1:0>	0000
10B0	IPC2	15:0	_	_	_		IC2IP<2:0>		IC2IS		_	_	_		T2IP<2:0>		T2IS		0000
Legeno	1. v.		wn value on	Poset:	unimpleme	nted read as		aluge are ch	own in hexa					1					

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-4: INTERRUPT REGISTER MAP FOR THE PIC32MX795F512H DEVICE<sup>(1)</sup> (CONTINUED)

SS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10C0	IPC3	31:16	_	I	_		INT3IP<2:0>	>	INT3IS	S<1:0>	_	I	1		OC3IP<2:0>	>	OC3IS	S<1:0>	0000
1000	11 03	15:0	_	I	_		IC3IP<2:0>		IC3IS	<1:0>	_	1	1		T3IP<2:0>		T3IS	<1:0>	0000
10D0	IPC4	31:16	_	1	_		INT4IP<2:0>	>	INT4IS	S<1:0>	_	I	1		OC4IP<2:0>	>	OC418	S<1:0>	0000
1000	11 04	15:0	-	I	_		IC4IP<2:0>		IC4IS	<1:0>	_	I	I		T4IP<2:0>		T4IS	<1:0>	0000
10E0	IPC5	31:16	_	I	_	_	_	_	_	I	_	1	1		OC5IP<2:0>	>	OC518	S<1:0>	0000
IOLO	11 03	15:0	-	I	_		IC5IP<2:0>		IC5IS	<1:0>	_	1	1		T5IP<2:0>		T5IS	<1:0>	0000
		31:16	_	ı	_		AD1IP<2:0>		AD1IS	<1:0>	_	1	Ī		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1AIP<2:0>	•	U1AIS	S<1:0>	
1010	11 00	15:0	_	_	_		I2C1IP<2:0>	•	I2C1IS	S<1:0>	_	_	_	Ç	SPI1AIP<2:0	>	SPI1AI	S<1:0>	0000
														ı	2C1AIP<2:0	>	I2C1AI	S<1:0>	
							U2AIP<2:0>			<1:0>									
1100	IPC7	31:16	_	_	_	5	SPI2AIP<2:0	>	SPI2AI	S<1:0>	_	_	_	(	CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	11 07					I	2C2AIP<2:0	>	I2C2AI	S<1:0>									
		15:0	_	_	_	(	CMP1IP<2:0	>	CMP1I	S<1:0>	_	_	_		PMPIP<2:0	>	PMPIS	S<1:0>	0000
		31:16	_	-	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_		_	F	SCMIP<2:0	>	FSCMI	S<1:0>	0000
1110	IPC8														U3AIP<2:0>	•	U3AIS	S<1:0>	
1110	11 00	15:0	_	_	_	_	_	_	_	_	_	_	_	(	SPI3AIP<2:0	>	SPI3AI	S<1:0>	0000
														ı	2C3AIP<2:0	>	I2C3AI	S<1:0>	
1120	IPC9	31:16	_	-	_	[	DMA3IP<2:0	>	DMA3I	S<1:0>	_	-	_	ı	DMA2IP<2:0	>	DMA2I	S<1:0>	0000
1120	11 03	15:0	_	_	_	[	DMA1IP<2:0	>	DMA1I	S<1:0>	_	_	_	ı	DMA0IP<2:0	>	DMA0I	S<1:0>	0000
1130	IPC10	31:16	_	-	_	[	DMA7IP<2:0	>	DMA7I	S<1:0>	_	-	_	ı	DMA6IP<2:0	>	DMA6I	S<1:0>	0000
1130	11 010	15:0	_	-	_		DMA7IP<2:0> DMA5IP<2:0>			S<1:0>	_	-	_	ı	DMA4IP<2:0	>	DMA4I	S<1:0>	0000
1140	IPC11	31:16	_	1	_	(	CAN2IP<2:0>			S<1:0>	_	1	_	(	CAN1IP<2:0	>	CAN1I	S<1:0>	0000
11-0	011	15:0	_	1	_		CAN2IP<2:0> USBIP<2:0>			S<1:0>	_	I	1		FCEIP<2:0>	•	FCEIS	S<1:0>	0000
1150	IPC12	31:16	_	1	_		U3BIP<2:0>		U3BIS	i<1:0>	_	1	-		U2BIP<2:0>	•	U2BIS	S<1:0>	0000
1130	15012	15:0	_	-	_		U1BIP<2:0>		U1BIS	i<1:0>	_		_		ETHIP<2:0>	•	ETHIS	S<1:0>	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-5: INTERRUPT REGISTER MAP FOR THE PIC32MX575F512L AND PIC32MX575F256L DEVICES<sup>(1)</sup>

SS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_		_	_	_		_	_	_	_				_		SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	_		TRC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT	31:16	_	-	_	_	_	-	_	_	_	_	1	I	1	_	-	-	0000
1010	INTOTAL	15:0	-	1	_	_	_		RIPL<2:0>		_	_			VEC-	<5:0>			0000
1020	IPTMR	31:16								IPTMR	!<31:0>								0000
1020		15:0																	0000
						U1ATXIF	U1ARXIF	U1AEIF											
1030	IFS0	31:16	I2C1MIF	I2CSIF	I2CBIF		SPI1ARXIF	SPI1AEIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
						I2C1AMIF	I2C1ASIF	I2C1ABIF											
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	_	_	CAN1IF	USBIF	FCEIF	DMA7IF	DMA6IF	DMA5IF	DMA4IF	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1	45.0	DTCCIE	FCCMIF	IOCOMIE	IOCOCIE	IOCODIE	U3ATXIF SPI3ATXIF	U3ARXIF SPI3ARXIF	U3AEIF SPI3AEIF	U2ATXIF	U2ARXIF SPI2ARXIF	U2AEIF SPI2AEIF	CMP2IF	CMD4IE	PMPIF	ADAIE	CNUE	0000
		15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	I2C3AMIF	I2C3ASIF	I2C3ASIF	SPI2ATXIF I2C2AMIF	I2C2ASIF	I2C2ABIF	CMP2IF	CMP1IF	PIMPIF	AD1IF	CNIF	0000
		31:16	_	_	_	_	_	IZC3AIVIIF	IZCSASIF	IZC3A3IF	IZCZAWIF	IZCZASIF	IZCZADIF			_	_	_	0000
1050	IFS2	15:0	_	_	_	_	U3BTXIF	U3BRXIF	U3BEIF	U2BTXIF	U2BRXIF	U2BEIF	U1BTXIF	U1BRXIF	U1BEIF	PMPEIF	IC5EIF	IC4EIF	0000
		10.0				U1ATXIE	U1ARXIE	U1AEIE	0022	02517411	022.04	0252	0.2.7	0.5.0	0.52	=	.002	.0.12	-
		31:16	I2C1MIE	I2C1SIE	I2C1BIE	_	SPI1ARXIE	SPI1AEIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1060	IEC0					I2C1AMIE	I2C1ASIE	I2C1ABIE											
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	_	_	CAN1IE	USBIE	FCEIE	DMA7IE	DMA6IE	DMA5IE	DMA4IE	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
4070	1504							U3ATXIE	U3ARXIE	U3AEIE	U2ATXIE	U2ARXIE	U2AEIE						
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	SPI3ATXIE	SPI3ARXIE	SPI3AEIE	SPI2ATXIE	SPI2ARXIE	SPI2AEIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C3AMIE	I2C3ASIE	I2C3ASIE	I2C2AMIE	I2C2ASIE	I2C2ABIE						
1080	IEC2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1000	ILOZ	15:0	1	-	_	_	U3BTXIE	U3BRXIE	U3BEIE	U2BTXIE	U2BRXIE	U2BEIE	U1BTXIE	U1BRXIE	U1BEIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	_		_		INT0IP<2:0>	•	INTOIS	S<1:0>	_	_	_		CS1IP<2:0>		CS1IS	S<1:0>	0000
1000	11 00	15:0	_	_	_		CS0IP<2:0>		CS0IS	S<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16	_	_	_		INT1IP<2:0>	•		S<1:0>	_	_	_	(	OC1IP<2:0>	•	OC1IS		0000
		15:0		_	_		IC1IP<2:0>			<1:0>	_	_			T1IP<2:0>		T1IS-		0000
10B0	IPC2	31:16	_	_	_		INT2IP<2:0>	•		S<1:0>	_	_	_	,	OC2IP<2:0>	•	OC2IS		0000
Legend		15:0	— value on l	— Pacat: — =	— unimplement		IC2IP<2:0>		IC2IS	<1:0>	_	_	_		T2IP<2:0>		T2IS-	<1:0>	0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-5: INTERRUPT REGISTER MAP FOR THE PIC32MX575F512L AND PIC32MX575F256L DEVICES<sup>(1)</sup> (CONTINUED)

SSS						28/12 27/11 26/10  INT3IP<2:0> IC3IP<2:0>			В	its									
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	IPC3	31:16		_	_		INT3IP<2:0>	•	INT3IS	S<1:0>	_	_	_		OC3IP<2:0>	,	OC315	S<1:0>	0000
10C0	IPC3	15:0		_	_		IC3IP<2:0>		IC3IS	<1:0>	_	_	_		T3IP<2:0>		T3IS-	<1:0>	0000
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>	•	INT4IS	S<1:0>	_	_	_		OC4IP<2:0>		OC4IS	S<1:0>	0000
1000	1704	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS-	<1:0>	0000
10E0	IPC5	31:16	_	_	_		SPI1IP<2:0>	•	SPI1IS	S<1:0>	_	_	_		OC5IP<2:0>	,	OC519	S<1:0>	0000
TOLO	1 03	15:0	I	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	_	_		T5IP<2:0>		T5IS-	<1:0>	0000
		31:16	ı	_	_		AD1IP<2:0>		AD1IS	i<1:0>	_	_	_		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1AIP<2:0>		U1AIS	S<1:0>	
1010	11 00	15:0	_	_	_		I2C1IP<2:0>	•	I2C1IS	S<1:0>	_	_	_	5	SPI1AIP<2:0	>	SPI1AI	S<1:0>	0000
														I	2C1AIP<2:0	>	I2C1AI	S<1:0>	
							U2AIP<2:0>		U2AIS	i<1:0>									
1100	IPC7	31:16	_	_	_		SPI2AIP<2:0		SPI2AI		_	_	_	(	CMP2IP<2:0	>	CMP2I	S<1:0>	0000
							2C2AIP<2:0		I2C2AI										
		15:0	_		_		CMP1IP<2:0		CMP1I		_	_	_		PMPIP<2:0>		PMPIS		0000
		31:16		_	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	_	_		SCMIP<2:0		FSCMI		0000
1110	IPC8														U3AIP<2:0>		U3AIS		
		15:0	_	_	_		I2C2IP<2:0>	•	12C2IS	S<1:0>	_	_	_		SPI3AIP<2:0		SPI3AI		0000
															2C3AIP<2:0		I2C3AI		
1120	IPC9	31:16	-	_	_		DMA3IP<2:0		DMA3I		_	_	_		DMA2IP<2:0		DMA2I		0000
		15:0	_		_		DMA1IP<2:0		DMA1I		_	_	_		DMA0IP<2:0		DMA0I		0000
1130	IPC10	31:16		_	_		DMA7IP<2:0>			S<1:0>	_	_	_		DMA6IP<2:0		DMA6I		0000
		15:0		_	_	L	-			S<1:0>	_	_	_		DMA4IP<2:0		DMA4I		0000
1140	IPC11	31:16		_	_	_				_	_	_	_		CAN1IP<2:0		CAN1I		0000
		15:0	_	_	_		USBIP<2:0>		USBIS		_	_	_		FCEIP<2:0>		FCEIS		0000
1150	IPC12	31:16	_	_	_		U3BIP<2:0>		U3BIS		_	_	_		U2BIP<2:0>		U2BIS	<1:0>	0000
		15:0	_	_	_		U1BIP<2:0>	<u> </u>	U1BIS	i<1:0>	_	_	_	_	_	_	_	_	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

		(4)
TABLE 4-6:	INTERRUPT REGISTER MAP FOR THE PIC32MX675F512L AND PIC32MX695F512L D	JEMICE $G(j)$
IADLE 4-0.	INTERRUFT REGISTER WAF FUR THE FIGSZWAO/SFSTZE AND FIGSZWAOSSFSTZE L	ノロVIひにる゛′

SS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16				_	_	_	_	_	_	_	_		_	_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	_		TRC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010		15:0	_	_	_	_	_		RIPL<2:0>		_	_			VEC-	<5:0>			0000
1020	IPTMR	31:16								IPTMR	R<31:0>								0000
.020		15:0																	0000
						U1ATXIF	U1ARXIF	U1AEIF											
1030	IFS0	31:16	I2C1MIF	I2CSIF	I2CBIF	SPI1ATXIF	SPI1ARXIF	SPI1AEIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
						I2C1AMIF	I2C1ASIF	I2C1ABIF											
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	_	—	USBIF	FCEIF	DMA7IF	DMA6IF	DMA5IF	DMA4IF	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1	45.0	DTCCIE	FCCMIF	IOCOMIE	IOCOCIE	IOCODIE	U3ATXIF	U3ARXIF	U3AEIF	U2ATXIF	U2ARXIF	U2AEIF	CMDOLE	CMD4IE	DMDIE	ADAIE	CNIIE	0000
		15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	SPI3ATXIF I2C3AMIF	SPI3ARXIF I2C3ASIF	SPI3AEIF I2C3ASIF	SPI2ATXIF I2C2AMIF	SPI2ARXIF I2C2ASIF	SPI2AEIF I2C2ABIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
		31:16	_		_	_	_	12C3AWIIF	IZCSASIF	IZC3A3IF	IZCZAWIIF	IZCZASIF	IZCZABIF	_	_	_	_	_	0000
1050	IFS2	15:0				_	U3BTXIF	U3BRXIF	U3BEIF	U2BTXIF	U2BRXIF	U2BEIF	U1BTXIF	U1BRXIF	U1BEIF	PMPEIF	IC5EIF	IC4EIF	0000
						U1ATXIE	U1ARXIE	U1AEIE						•		=			
		31:16	I2C1MIE	I2C1SIE	I2C1BIE	SPI1ATXIE	SPI1ARXIE	SPI1AEIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1060	IEC0					I2C1AMIE	I2C1ASIE	I2C1ABIE											
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	_	_	USBIE	FCEIE	DMA7IE	DMA6IE	DMA5IE	DMA4IE	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
4070	1504							U3ATXIE	U3ARXIE	U3AEIE	U2ATXIE	U2ARXIE	U2AEIE						
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	SPI3ATXIE	SPI3ARXIE	SPI3AEIE	SPI2ATXIE	SPI2ARXIE	SPI2AEIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C3AMIE	I2C3ASIE	I2C3ASIE	I2C2AMIE	I2C2ASIE	I2C2ABIE						
1080	IEC2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1000	IECZ	15:0	_	_	_	_	U3BTXIE	U3BRXIE	U3BEIE	U2BTXIE	U2BRXIE	U2BEIE	U1BTXIE	U1BRXIE	U1BEIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	1	I	I		INT0IP<2:0>	•	INTOIS	S<1:0>	I	_	_		CS1IP<2:0>		CS1IS	S<1:0>	0000
1030	11 00	15:0	_	-	_		CS0IP<2:0>		CS0IS	S<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16	-	ı	1		INT1IP<2:0>	•	INT1IS	S<1:0>	_	_	_		OC1IP<2:0>	•	OC1IS		0000
107.0	0.	15:0	_	_	_		IC1IP<2:0>		IC1IS	<1:0>	_	_	_		T1IP<2:0>		T1IS-	<1:0>	0000
10B0	IPC2	31:16	_	_	_		INT2IP<2:0>	•		S<1:0>	_	_	_		OC2IP<2:0>	•	OC2IS		0000
Legend		15:0		_		nted_read as	IC2IP<2:0>			<1:0>	_	_	_		T2IP<2:0>		T2IS-	<1:0>	0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-6: INTERRUPT REGISTER MAP FOR THE PIC32MX675F512L AND PIC32MX695F512L DEVICES<sup>(1)</sup> (CONTINUED)

SS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	IPC3	31:16	_	_	_		INT3IP<2:0>	•	INT3IS	S<1:0>	_		_		OC3IP<2:0>	•	OC315	S<1:0>	0000
10C0	IPC3	15:0	_	_	_		IC3IP<2:0>		IC3IS	<1:0>	_		_		T3IP<2:0>		T3IS-	<1:0>	0000
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>		INT4IS	S<1:0>	_	_	_		OC4IP<2:0>		OC415	S<1:0>	0000
1000	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS-	<1:0>	0000
10E0	IPC5	31:16	_	_	_	;	SPI1IP<2:0>		SPI1IS	S<1:0>	_	_	_		OC5IP<2:0>		OC515	S<1:0>	0000
TOLO	3	15:0	1	_	I		IC5IP<2:0>		IC5IS	<1:0>	_	I	1		T5IP<2:0>		T5IS-	<1:0>	0000
		31:16	-	_	-		AD1IP<2:0>		AD1IS	S<1:0>	_	1	-		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6					I2C1IP<2:0>									U1AIP<2:0>		U1AIS	S<1:0>	
1010	11 00	15:0	_	_	_	I2C1IP<2:0>		12C1IS	S<1:0>	_	_	_	Ş	SPI1AIP<2:0	>	SPI1AI	S<1:0>	0000	
													I	2C1AIP<2:0	>	I2C1AI	S<1:0>		
						U2AIP<2:0>		U2AIS	S<1:0>										
1100	IPC7	31:16	_	_	_		SPI2AIP<2:0		SPI2AI		_	_	_	(	CMP2IP<2:0	>	CMP2I	S<1:0>	0000
	0.						2C2AIP<2:0		I2C2AI										
		15:0		_	_		CMP1IP<2:0		CMP1I		_	_	_		PMPIP<2:0		PMPIS		0000
		31:16	_	_	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	ı	_		SCMIP<2:0		FSCMI		0000
1110	IPC8														U3AIP<2:0>		U3AIS		-
		15:0	_	_	_		I2C2IP<2:0>		12C2IS	S<1:0>	_	_	_		SPI3AIP<2:0		SPI3AI		0000
															2C3AIP<2:0		I2C3AI		
1120	IPC9	31:16	_	_	_		DMA3IP<2:0:		DMA3I		_	_	_		DMA2IP<2:0		DMA2I		0000
		15:0	_	_	_		DMA1IP<2:0:		DMA1I		_	_	_		DMA0IP<2:0		DMA0I		0000
1130	IPC10	31:16	_	_	_		DMA7IP<2:0:		DMA7I		_	_	_		DMA6IP<2:0		DMA6I		0000
		15:0	_	_	_	DMA5IP<2:0>		DMA5I		_		_		DMA4IP<2:0		DMA4I	S<1:0>	0000	
1140	IPC11	31:16	_	_	_			_	_	_	_	_	_		_			0000	
		15:0	_	_	_	USBIP<2:0>			USBIS		_		_		FCEIP<2:0>		FCEIS		0000
1150	IPC12	31:16		_		U3BIP<2:0>			U3BIS		_				U2BIP<2:0>		U2BIS		0000
Legenc		15:0		_			U1BIP<2:0>		U1BIS		_	_	_		ETHIP<2:0>	•	ETHIS	S<1:0>	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-7: INTERRUPT REGISTER MAP FOR THE PIC32MX795F512L DEVICE<sup>(1)</sup>

ssa										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	INITCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	_		TRC<2:0>	•	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	INTSTAT	15:0	_	_	_	_	_		RIPL<2:0>		_	_			VEC-	<5:0>			0000
1020	IPTMR	31:16								IPTME	R<31:0>								0000
1020	II TIVIIX	15:0								11 11011									0000
						U1ATXIF	U1ARXIF	U1AEIF											
1030	IFS0	31:16	I2C1MIF	I2CSIF	I2CBIF	SPI1ATXIF	SPI1ARXIF	SPI1AEIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
						I2C1AMIF	I2C1ASIF	I2C1ABIF											
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	CAN2IF	CAN1IF	USBIF	FCEIF	DMA7IF	DMA6IF	DMA5IF	DMA4IF	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1							U3ATXIF	U3ARXIF	U3AEIF	U2ATXIF	U2ARXIF	U2AEIF						
		15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	SPI3ATXIF	SPI3ARXIF	SPI3AEIF		SPI2ARXIF	SPI2AEIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C3AMIF	I2C3ASIF	I2C3ASIF	I2C2AMIF	I2C2ASIF	I2C2ABIF						
1050	IFS2	31:16	_	_	_	_	— 	-			-	-	— -			-	-	-	0000
		15:0	_	_	_	—	U3BTXIF	U3BRXIF	U3BEIF	U2BTXIF	U2BRXIF	U2BEIF	U1BTXIF	U1BRXIF	U1BEIF	PMPEIF	IC5EIF	IC4EIF	0000
		04.40	10041415	1004015	IOOADIE	U1ATXIE	U1ARXIE	U1AEIE	ODIATVIE	ODIADVIE	0014515	00515	IOFIE	TELE	INITALE	0045	10.415	T415	
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	SPI1ATXIE	SPI1ARXIE	SPI1AEIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		45.0	INTOIL	00015	ICAIE	I2C1AMIE	I2C1ASIE	I2C1ABIE	ICOLE	TOIL	INITAIC	00415	ICAIE	TAIF	INTOIE	CCAIE	CCOLE	CTIE	0000
		15:0 31:16	INT3IE IC3EIE	OC3IE IC2EIE	IC3IE IC1EIE	T3IE ETHIE	INT2IE CAN2IE	OC2IE CAN1IE	IC2IE USBIE	T2IE FCEIE	INT1IE DMA7IE	OC1IE DMA6IE	IC1IE DMA5IE	T1IE DMA4IE	INT0IE DMA3IE	CS1IE DMA2IE	CS0IE DMA1IE	CTIE DMA0IE	0000
		31.16	ICSEIE	ICZEIE	ICTEIE	EINE	CANZIE	U3ATXIE	U3ARXIE	U3AEIE	U2ATXIE	U2ARXIE	U2AEIE	DIVIA4IE	DIVIASIE	DIVIAZIE	DIVIATIE	DIVIAUIE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	SPI3ATXIE		SPI3AEIE	SPI2ATXIE	SPI2ARXIE	SPI2AEIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
		13.0	KICCIE	FSCIVILE	IZCZIVIIE	1202312	IZCZBIE	I2C3AMIE	I2C3ASIE	I2C3ASIE	I2C2AMIE	I2C2ASIE	I2C2ABIE	CIVIFZIE	CIVIF IIE	FIVIFIE	ADIIE	CIVIE	0000
		31:16	_	_	_	_	_		- IZO3/AOIL	- IZOSAGIL	-	-	—	_	_	_	_		0000
1080	IEC2	15:0	_	_	_		U3BTXIE	U3BRXIE	U3BEIE	U2BTXIE	U2BRXIE	U2BEIE	U1BTXIE	U1BRXIE	U1BEIE	PMPEIE	IC5EIE	IC4EIE	0000
		31:16	_	_	_		INT0IP<2:0>	l	INTOIS		—	—	—	_	CS1IP<2:0>	l .		S<1:0>	0000
1090	IPC0	15:0	_	_	_		CS0IP<2:0>		CSOIS		_	_	_		CTIP<2:0>			<1:0>	0000
		31:16	_	_	_		INT1IP<2:0>		INT1IS		_	_	_		OC1IP<2:0>	•		S<1:0>	0000
10A0	IPC1	15:0	_	_	_		IC1IP<2:0>		IC1IS		_	_	_		T1IP<2:0>		T1IS		0000
		31:16		_	_		INT2IP<2:0>	•		S<1:0>	_	_	_		OC2IP<2:0>	•		S<1:0>	0000
10B0	IPC2	15:0	_	10010-00						<1:0>	_	_	_		T2IP<2:0>		T2IS		0000
Legenc	<u> </u>			Danet		nted_read as												-	لتنتي

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-7: INTERRUPT REGISTER MAP FOR THE PIC32MX795F512L DEVICE<sup>(1)</sup> (CONTINUED)

SSS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10C0	IPC3	31:16	_	_	_		INT3IP<2:0>	•	INT3IS	S<1:0>	_	_	_		OC3IP<2:0>	•	OC3IS	S<1:0>	0000
1000	11-03	15:0	_	_	_		IC3IP<2:0>		IC3IS-	<1:0>	_	_	_		T3IP<2:0>		T3IS-	<1:0>	0000
10D0	IPC4	31:16		I	_		INT4IP<2:0>	•	INT4IS	S<1:0>	1	1	_		OC4IP<2:0>	•	OC418	S<1:0>	0000
1000	11-04	15:0	-		_		IC4IP<2:0>		IC4IS	<1:0>	_	1	_		T4IP<2:0>		T4IS-	<1:0>	0000
10E0	IPC5	31:16	_	_	_		SPI1IP<2:0>	•	SPI1IS	S<1:0>	_	_	_		OC5IP<2:0>	•	OC519	S<1:0>	0000
1020	1500	15:0	_	_	_		IC5IP<2:0>		IC5IS-	<1:0>	_	_	_		T5IP<2:0>		T5IS-	<1:0>	0000
		31:16	-		_		AD1IP<2:0>		AD1IS	<1:0>	_	1	_		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6					I2C1IP<2:0>								U1AIP<2:0>	•	U1AIS	S<1:0>		
1010	11 00	15:0	_	_	_		I2C1IP<2:0>	•	12C1IS	S<1:0>	_	_	_		SPI1AIP<2:0	>	SPI1AI	S<1:0>	0000
													I	2C1AIP<2:0	>	I2C1AI	S<1:0>		
							U2AIP<2:0>		U2AIS	<1:0>									
1100	IPC7	31:16	_	_	_	5	SPI2AIP<2:0	>	SPI2AI:	S<1:0>	_	_	_	(	CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	11 07					I	2C2AIP<2:0	>	I2C2AI	S<1:0>									
		15:0	_	_	_	(	CMP1IP<2:0	>	CMP1I	S<1:0>	_	_	_		PMPIP<2:0>	>	PMPIS	S<1:0>	0000
		31:16	_	_	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	-	_	F	SCMIP<2:0	>	FSCMI	S<1:0>	0000
1110	IPC8														U3AIP<2:0>	•	U3AIS	S<1:0>	]
1110	00	15:0	_	_	_		I2C2IP<2:0>	•	12C2IS	S<1:0>	_	_	_		SPI3AIP<2:0	>	SPI3AI	S<1:0>	0000
															2C3AIP<2:0		I2C3AI	S<1:0>	
1120	IPC9	31:16	_	_	_	[	DMA3IP<2:0	>	DMA3I	S<1:0>	_	_	_	ı	DMA2IP<2:0	>	DMA2I	S<1:0>	0000
1.20	00	15:0	_	_	_		DMA1IP<2:0		DMA1I		_	_	_		DMA0IP<2:0		DMA0I		0000
1130	IPC10	31:16	_	_	_		DMA7IP<2:0		DMA7I		_	_	_		DMA6IP<2:0		DMA6I	S<1:0>	0000
	0.0	15:0	_		_		DMA5IP<2:0		DMA5I		_	1	_		DMA4IP<2:0		DMA4I		0000
1140	IPC11	31:16	_	_	_	CAN2IP<2:0>		CAN2IS		_		_		CAN1IP<2:0		CAN1I		0000	
		15:0	_	_	_	USBIP<2:0>		USBIS		_	1	_		FCEIP<2:0>		FCEIS		0000	
1150	IPC12	31:16	_	_	_		U3BIP<2:0>		U3BIS		_	1	_		U2BIP<2:0>		U2BIS		0000
Legend		15:0	_	_	_		U1BIP<2:0>		U1BIS		_	_	_		ETHIP<2:0>	•	ETHIS	S<1:0>	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

<b>TABLE 4-8:</b>	TIMER1-TIMER5 REGISTER MAP <sup>(1)</sup>
-------------------	---

SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	TACON	31:16	_	-	_	_	_		_		_		_	_	_	_	1	_	0000
0600	T1CON	15:0	ON	FRZ	SIDL	TWDIS	TWIP	_	_	_	TGATE	_	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
0040	TMD4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_		_	0000
0610	TMR1	15:0								TMR1	<15:0>								0000
0000	DD4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0620	PR1	15:0								PR1<	15:0>								FFFF
0000	TOOON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0800	T2CON	15:0	ON	FRZ	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0:	>	T32	_	TCS	_	0000
2010	T1.1D0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0810	TMR2	15:0								TMR2	<15:0>								0000
0000	DDO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0820	PR2	15:0								PR2<	15:0>		•						FFFF
0400	TOOON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0A00	T3CON	15:0	ON	FRZ	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0:	>	_	_	TCS	_	0000
0440	TMDO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
0A10	TMR3	15:0			•		•		•	TMR3	<15:0>		•					•	0000
0.4.00	DDO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0A20	PR3	15:0								PR3<	15:0>								FFFF
0000	TACON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0C00	T4CON	15:0	ON	FRZ	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0:	>	T32	_	TCS	_	0000
0040	TMR4	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	-	_	0000
0C10	TIVIK4	15:0			•		•		•	TMR4	<15:0>		•		•			•	0000
0000	PR4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0C20	PR4	15:0			•		•		•	PR4<	15:0>		•					•	FFFF
0500	TEOON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0E00	T5CON	15:0	ON	FRZ	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0:	>	_	_	TCS	_	0000
0546	TMDS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0E10	TMR5	15:0								TMR5	<15:0>								0000
0500	DD.	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0E20	PR5	15:0								PR5<	:15:0>								FFFF
Legend	l: x	= unkno	own value or	Reset; — =	unimpleme	nted, read a	s '0'. Reset v	alues are sh	nown in hexa	decimal.									

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-9:	INPUT CAPTURE1-INPUT CAPTURE5 REGISTE	R MAP

ess										Bit	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	IC1CON <sup>(1)</sup>	31:16	_		_	_	_		_	I	-		1	_	_	_	_	_	0000
2000	IC ICOIV	15:0	ON	FRZ	SIDL	_	_	1	ICFEDGE	ICC32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2010	IC1BUF	31:16								IC1BUF	<31:0>								xxxx
		15:0				1	1				-					ı			xxxx
2200	IC2CON <sup>(1)</sup>	31:16												0000					
			15:0 ON FRZ SIDL — — ICFEDGE ICC32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0>											0000					
2210	IC2BUF	31:16								IC2BUF	<31:0>								xxxx
		15:0				1										1			xxxx
2400	IC3CON <sup>(1)</sup>	31:16			_	_	_	_	_	_		-		-		_	_		0000
		15:0	ON	FRZ	SIDL	_	_	_	ICFEDGE	ICC32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2410	IC3BUF	31:16								IC3BUF	<31:0>								xxxx
		15:0														1			xxxx
2600	IC4CON <sup>(1)</sup>	31:16			_	_	_	_	_			_	_	_		_	_		0000
		15:0	ON	FRZ	SIDL	_	_	_	ICFEDGE	ICC32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2610	IC4BUF	31:16								IC4BUF	<31:0>								xxxx
		15:0																	xxxx
2800	IC5CON <sup>(1)</sup>	31:16		-	-	_	_		-			_		-	-	_			0000
		15:0	ON	FRZ	SIDL	_	_	_	ICFEDGE	ICC32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2810	IC5BUF	31:16								IC5BUF	<31:0>								xxxx
Lagan		15:0	volue en De						n in havadaa										XXXX

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

### TABLE 4-10: OUTPUT COMPARE 1-OUTPUT COMPARE 5 REGISTER MAP<sup>(1)</sup>

SSE		_								Ві	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OC1CON	31:16	_	_	_	_	_			_	_	_	_	_	_	_	_	_	0000
3000		15:0	ON	FRZ	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3010	OC1R	31:16 15:0								OC1R	<31:0>								xxxx
3020	OC1RS	31:16 15:0								OC1RS	S<31:0>								xxxx
3200	00000N	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3200	OC2CON	15:0													0000				
3210	OC2R	31:16 15:0	OC2R<31:0> xxx											xxxx					
3220	OC2RS	31:16 15:0	OC2RS<31:0>																
0.400	000001	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3400	OC3CON	15:0	ON	FRZ	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3410	OC3R	31:16 15:0								OC3R	<31:0>								xxxx
3420	OC3RS	31:16 15:0								OC3RS	S<31:0>								xxxx
3600	OC4CON	31:16	_	_	_	_			1	_	_	_	_	_	_	_	_	_	0000
3000		15:0	ON	FRZ	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3610	OC4R	31:16 15:0								OC4R	<31:0>								xxxx
3620	OC4RS	31:16 15:0								OC4RS	S<31:0>								xxxx
2000	00500N	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3800	OC5CON	15:0	ON	FRZ	SIDL	_	-	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3810	OC5R	31:16								OC5R	<31:0>								xxxx
	333.1	15:0																	xxxx
3820	OC5RS	31:16 15:0								OC5RS	S<31:0>								xxxx

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-11: I2C1, I2C1A, I2C2A, AND I2C3A REGISTER MAP<sup>(1)</sup>

SS		_								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	I2C1ACON	31:16							_	_	_	_	_	_			_	_	0000
5000	12CTACON	15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
5010	I2C1ASTAT	31:16	1	-	1	1	1	I	_	-	_	_	1	_	-	1	_	_	0000
3010	IZCIASIAI	15:0	ACKSTAT	TRSTAT	1	-	1	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5020	I2C1AADD	31:16	ı	-	Ι	ı	-	ı	_	_	_	_	1	_	-	-	_	_	0000
3020	IZOTANDO	15:0	-	_	_	-	-	-					ADD:	<9:0>					0000
5030	I2C1AMSK	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	12017111011	15:0	_	_	_	_	_	_					MSK	<9:0>					0000
5040	I2C1ABRG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
00.0	.2017.1511.0	15:0	_	_	_	_						I2C1BR	G<11:0>						0000
5050	I2C1ATRN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	-	_	_	-	1	I	_	_				I2CT1DA	TA<7:0>				0000
5060	I2C1ARCV	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
		15:0	_		_	_	_	_	_	_		I		I2CR1DA			1	ı	0000
5100	I2C2ACON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
5110	I2C2ASTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5120	I2C2AADD	31:16		_			_		_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_				1	ADD.	<9:0>			1	1	0000
5130	I2C2AMSK	31:16	_	_	_	_	_		_	_		_		_	_	_	_	_	0000
		15:0	_	_	_	_	_	_					MSK	ı					0000
5140	I2C2ABRG	31:16	_	_	_	_	-		_	_			_	_	_	_	_	_	0000
		15:0		_	_							I2C1BR							0000
5150	I2C2ATRN	31:16		_	_		_		_			_	_			_	_	_	0000
		15:0					_							I2CT1DA	ATA<7:0>				0000
5160	I2C2ARCV	31:16		_	_		1	1	_			_	_	_		_	_	_	0000
		15:0 — — — — — — — I2CR1DATA<7:0>												0000					
5200	I2C3ACON	31:16	_		_	_	_	_	_	_			_	_	_	_	_	_	0000
		15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
5210	I2C3ASTAT	31:16	_		_		1	_	_	_		_	_	_	_	_			0000
Legend		15:0	ACKSTAT	TRSTAT	-		—	BCL	GCSTAT vn in hexade	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-11: I2C1, I2C1A, I2C2A, AND I2C3A REGISTER MAP<sup>(1)</sup> (CONTINUED)

ess									-	Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5220	I2C3AADD	31:16	_	_	_	_	_	1	_	-	-	_	_			-	_	_	0000
3220	IZOSANDD	15:0	_	_	_	_	_	_					ADD-	<9:0>					0000
5230	I2C3AMSK	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
0200	1200, 11101	15:0	_	_	_	_	_	1					MSK	<9:0>					0000
5240	I2C3ABRG	31:16	_	_	_	_	_		_	_	-	_	_	_		_	_	_	0000
		15:0	_	_	_	_						I2C1BR	G<11:0>						0000
5250	I2C3ATRN	31:16	_		_		_		_		_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_		1	1	I2CT1DA			1	1	0000
5260	I2C3ARCV	31:16	_	_	_	_	_		_		_	_	_			_	_	_	0000
		15:0					_							I2CR1DA					0000
5300	I2C1CON	31:16	_		_	_	_	_	_	_	_	_	_		_		_	_	0000
		15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
5310	I2C1STAT	31:16			_				— —		-	-		_	_	— DAM			0000
		15:0	ACKSTAT	TRSTAT				BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	P	S	R/W	RBF	TBF	0000
5320	I2C1ADD	31:16					_		_			_			_	_	_	_	0000
		15:0 31:16	_						_				ADD-	<9:0>	_			_	0000
5330	I2C1MSK	15:0	_							_			MSK-	-0:0-	_				0000
		31:16							_	_	_		IVISA-	<9.0>	_	_	_	_	0000
5340	I2C1BRG	15:0										I2C1BR				_	_		0000
-		31:16					_	_	_	_	_	12C1BR	G<11.0 <i>&gt;</i>	_	_	_	_	_	0000
5350	I2C1TRN	15:0			_												0000		
		31:16										_	_	- IZC11DF	- IAC1.03	_	_	_	0000
5360	I2C1RCV								_										0000
		15:0 — — — — — — — I2CR1DATA<7:0>											0000						

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-12: I2C2 REGISTER MAP FOR PIC32MX575F512L, PIC32MX575F256L, PIC32MX675F512L, PIC32MX695F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup>

SS		-								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5400	I2C2CON	31:16	_	_	I	_	_	_	_	_	I	_	_	I	_	_	_	l	0000
3400	12020011	15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
5410	I2C2STAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5410	0410 12C2STAT	15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5420	IOCOADD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5420	I2C2ADD	15:0	_	_	_	_	_	_		ADD<9:0> 00									
E 420	IOCOMOK	31:16	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5430	I2C2MSK	15:0	_	_	1	_	_	_					MSK-	<9:0>					0000
5440	IOCODDO	31:16	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5440	I2C2BRG	15:0	_	_	1	_						I2C2BR	G<11:0>						0000
5.450	IOCOTONI	31:16	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5450	I2C2TRN	15:0	_	_	1	_	_	_	— — I2CT1DATA<7:0>								0000		
F400	IOCODOV	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5460	I2C2RCV	15:0	_	_	_	_	_	_	_	_				I2CR1DA	ATA<7:0>				0000

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-13: UART1A, UART1B, UART2A, UART2B, UART3A, AND UART3B REGISTER MAP

ess		•								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	U1AMODE <sup>(1)</sup>	31:16	_		_	ı	ı		ı	_	-	-	ı			_	_		0000
0000	OTAMODE	15:0	ON	FRZ	SIDL	IREN	RTSMD	_	UEN-	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6010	U1ASTA <sup>(1)</sup>	31:16	_	_	_	-	-	-	-	ADM_EN				ADDF	2<7:0>				0000
0010	01/101/1	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6020	U1ATXREG	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
0020	0 17 117 11 12 0	15:0	_	_	_	_	_	_	_	TX8				Transmit	Register		11		0000
6030	U1ARXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_					RX8				Receive	Register	I			0000
6040	U1ABRG <sup>(1)</sup>	31:16	_	_	_	-	-	-	-	_	_	_	-	_	_	_	_	_	0000
	0 17 15 1 10	15:0								BRG<	15:0>						1		0000
6200	00 U1BMODE <sup>(1)</sup>	31:16	_	_	_	-	-		-	_	_	_	1	_	_	_	_	_	0000
		15:0	ON	FRZ	SIDL	IREN	_	_	_	_	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6210	U1BSTA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	!<7:0>				0000
02.0	0.50	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6220	U1BTXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0220	0.5.720	15:0	_	_	_	_	_	_	_	TX8		Transmit Register					0000		
6230	U1BRXREG	31:16	_	_	_	-	-		-	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	RX8				Receive	Register		1		0000
6240	U1BBRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								BRG<	15:0>								0000
6400	U2AMODE <sup>(1)</sup>	31:16	_	-	_	1	1	1	1	_	_	-	1	-	-	_	_	-	0000
		15:0	ON	FRZ	SIDL	IREN	RTSMD	1	UEN	_	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6410	U2ASTA <sup>(1)</sup>	31:16	_	_	_	_	_	-	_	ADM_EN				ADDF		1			0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6420	U2ATXREG	31:16	_		_			_		_	_	_	_	_	_	_	_	_	0000
		15:0 31:16	_		_	_	_	_	_	TX8				Transmit	Register	1			0000
6430	430 U2ARXREG		_	_	_			_		_	_	_	_	_	_	_	_	_	0000
		15:0	_		_			_		RX8				Receive	Register	ı			0000
6440	U2ABRG <sup>(1)</sup>	31:16						_		_		_		_	_	_	_	_	0000
	-	15:0								BRG<	15:0>					1			0000
6600	U2BMODE <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_						_	_	0000	
		15:0	ON	FRZ	SIDL	IREN	_	_	_	- WAKE LPBACK ABAUD RXINV BRGH PDSEL<1:0>					L<1:0>	STSEL	0000		
6610	U2BSTA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF		1			0000
Legen		15:0	UTXISE		UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-13: UART1A, UART1B, UART2A, UART2B, UART3A, AND UART3B REGISTER MAP (CONTINUED)

ģ <del>(</del>		age -		Bits															<b>,</b>
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6620 U2I	2BTXREG	31:16	_	_	_	_	_	-	_	_		_	_	-	_	_	_	_	0000
0020 02.		15:0	_		_	_	_	_	_	TX8	Transmit Register								0000
6630 U2I	BRXREG	31:16	_		_	_	_		_	_	-	_	_	_	_	_	_	_	0000
		15:0												I	0000				
6640 U2	2BBRG(') 🗕	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								BRG<	:15:0>				1	1		1	0000
6800 U3A	AMODE <sup>(1)</sup>	31:16	_		_	_		_		_			_				_		0000
		15:0	ON	FRZ	SIDL	IREN	RTSMD			<1:0>	WAKE LPBACK AE		ABAUD	RXINV   BRGH   PDSEL<1:0> STS			STSEL	0000	
6810 U3	3ASTA <sup>(1)</sup>	31:16	—	_	—	—	—	—	— —	ADM_EN	LIBYIO	EL 4.0	45551			TERR OFFE		LIBVEA	0000
		15:0	UTXISE		UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT		EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6820 U3	3ATXREG	31:16				_	_			— T)/0						_	0000		
		15:0	_							TX8				Transmit	Register				0000
6830 U3/	BARXREG	31:16 15:0	_		_		_		_	RX8		_	_	- Descine	Register	_	_	_	0000
		31:16	_	_	_		_	_	_	KX8			_						0000
6840 U3	3ABRG <sup>(1)</sup>	15:0	_	_	_	_	_	_	_	BRG<	-15:0	_		_	_	_	_	_	0000
		31:16	_	_	_		_	_	_	BNG	. 10.0>	_	_	_		_	_	_	0000
6A00 U3E	BMODE <sup>(1)</sup>	15:0	ON	FRZ	SIDL	IREN	_				WAKE	LPBACK	ABAUD	RXINV	BRGH		L<1:0>	STSEL	0000
		31:16	_		— —	_	_		_	ADM EN	WAILE	LI BAOK	ABAOB	ADDR		1 DOL		OTOLL	0000
6A10 U3	3BSTA <sup>(1)</sup>	15:0	UTXISE	1 < 1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	LIRXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
		31:16		_		—	—		—	_	_	_	_	_		—	—	—	0000
6A20 U3I	BTXREG	15:0	_		_	_	_		_	TX8	Transmit Register					0000			
		31:16	_		_		_		_	_					_	0000			
6A30 U3I	BRRXREG -	15:0	_	_	_	_	_	_	_	RX8	Receive Register						0000		
	(1)	31:16	_		_	_	_	_	_	_	_							0000	
6A40 U3	3BBRG <sup>(1)</sup>	15:0	BRG<15:0> 000										0000						

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-14: SPI1A, SPI2A, AND SPI3A REGISTER MAP<sup>(1)</sup>

SSS										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5800	SPI1ACON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	)>	-	_		_	_	-	SPIFE	ENHBUF	0000
3000	OI TIAOON	15:0	ON	FRZ	SIDL	DISSDO	O MODE32 MODE16 SMP CKE SSEN CKP MSTEN — STXISEL<1:0> SRXI										SRXISE	SRXISEL<1:0>	
5810	SPI1ASTAT	31:16		_	_			BUFELM<4:	:0>			_	_		TX	BUFELM<4			0000
0010	01 11710 1711	15:0 — — — SPIBUSY — — SPITUR SRMT SPIROV SPIRBE — SPITBE — SPITBF										SPITBF	SPIRBF	0000					
5820	SPI1ABUF	31:16 15:0								DATA	<31:0>								0000
5000	0014 4 000	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5830	SPI1ABRG	15:0	_	_	_	_	_	_	_			BRG<8:0>							0000
E A O O	SPI2ACON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW FRMCNT<2:0> -					_	_	_	_	_	SPIFE	ENHBUF	0000
SAUU	SPIZACON	15:0	ON	FRZ	SIDL	DISSDO	MODE32 MODE16 SMP CKE S					CKP	MSTEN	_	STXISE	L<1:0>	SRXISE	EL<1:0>	0000
5Δ10	SPI2ASTAT	31:16	_	_	_		RX	BUFELM<4:	:0>		I	_	1		TX	BUFELM<4	÷:0>		0000
3A10	OI IZAOTAT	15:0	_	_	_	_	SPIBUSY	_	ı	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	1	SPITBF	SPIRBF	0000
5A20	SPI2ABUF	31:16 15:0								DATA	:31:0>								0000
5/30	SPI2ABRG	31:16	_	_	_	_	_		1	_	I	_	I	1	_	l	_	_	0000
3A30	SFIZABRG	15:0	_	_	_	_	_	_	1					BRG<8:0>					0000
5C00	SPI3ACON	31:16	FRMEN	FRMSYNC	FRMPOL		FRMSYPW		RMCNT<2:0		_	_	_	_	_	_	SPIFE	ENHBUF	0000
	0. 10, 10 0.1	15:0	ON	FRZ	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	_	STXISE		SRXISE	EL<1:0>	0000
5C10	SPI3ASTAT	31:16		_	_		RXBUFELM<4:0>   -     SPITUR   SF					_	_			BUFELM<4			0000
		15:0		_	_	_	- SPIBUSY SPITUR					SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	0000
5C20	SPI3ABUF	31:16								DATA<	<31:0>								0000
		15:0																	0000
5C30	SPI3ABRG	31:16	_	_	_	_	_	_		_	_	_	_		_	_	_	_	0000
Legen	15:0 — — — — — — — — — BRG<8:0>										0000								

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-15: SPI1 REGISTER MAP FOR PIC32MX575F512L, PIC32MX575F256L, PIC32MX675F512L, PIC32MX695F512L AND PIC32MX795F512L DEVICES<sup>(1)</sup>

ess										Bi	ts								,,
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	<b> &gt;</b>		_	_				SPIFE	ENHBUF	0000
3E00	SFIICON	15:0	ON	FRZ	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	-	STXISEL<1:0> SRXISEL<1:0>			EL<1:0>	0000
5E10	SPI1STAT	31:16	_	-	_		RX	BUFELM<4	:0>		_	_	-	TXBUFELM<4:0>					0000
3E 10	SFIISIAI	15:0	_	_	1	_	SPIBUSY	1	1	SPITUR	SRMT	SPIROV	SPIRBE	l	SPITBE	I	SPITBF	SPIRBF	0000
5E20	SPI1BUF	31:16								DATA-	·31·0\								0000
JLZU	51 11001	15:0			_	_		_	_	DAIA	.51.02								0000
5E30	SPI1BRG	31:16	_	_	-	_	_	-	-	-	_	_	_	1	_	1	_	-	0000
JL30	Si Tibiko	15:0	BRG<8:0>												0000				

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-16: ADC REGISTER MAP

SS		_								В	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	AD1CON1 <sup>(1)</sup>	31:16		_	_	_		_					_	_		_	_		0000
9000	AD ICON IV	15:0	ON	FRZ	SIDL	_	_		FORM<2:0>			SSRC<2:0>		CLRASAM	_	ASAM	SAMP	DONE	0000
9010	AD1CON2 <sup>(1)</sup>	31:16		I	I	1	1	1	l	I	l	1	1	_	l	1		l	0000
3010	ADTOONZ	15:0	VCFG2	VCFG1	VCFG0	OFFCAL	-	CSCNA	-	-	BUFS	-		SMPI	<3:0>		BUFM	ALTS	0000
9020	AD1CON3 <sup>(1)</sup>	31:16	_	_	_	_	_	_		_		_	_	_		_	_		0000
0020	7.0100110	15:0	ADRC	_	_			SAMC<4:0>						ADCS	<7:0>				0000
9040	AD1CHS <sup>(1)</sup>	31:16	CH0NB	_	_	_		CH0SE	3<3:0>		CH0NA			_		CH0S	A<3:0>		0000
0010	7.010	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9060	AD1PCFG <sup>(1)</sup>	31:16	_	_	_	_		_						_		_	_	_	0000
	7.5 0. 0	15:0	PCFG15													0000			
9050	AD1CSSL <sup>(1)</sup>	31:16	_	_	_	_	-	_	-	ı	-	_	_	_	-	_	_	-	0000
		15:0	CSSL15	CSSL15												0000			
9070	ADC1BUF0	31:16		ADC Result Word 0 (ADC1BUF0<31:0>)														0000	
		15:0		0000															
9080	ADC1BUF1	31:16		ADC Result Word 1 (ADC1BUF1<31:0>)															
		15:0									`								0000
9090	ADC1BUF2	31:16							ADC Re	sult Word 2	(ADC1BUF2	!<31:0>)							0000
		15:0										-							0000
90A0	ADC1BUF3	31:16							ADC Re	sult Word 3	(ADC1BUF3	3<31:0>)							0000
		15:0																	0000
90B0	ADC1BUF4	31:16							ADC Re	sult Word 4	(ADC1BUF4	<31:0>)							0000
		15:0																	0000
90C0	ADC1BUF5	31:16 15:0							ADC Re	sult Word 5	(ADC1BUF5	i<31:0>)							0000
		31:16																	0000
90D0	ADC1BUF6	15:0							ADC Re	sult Word 6	(ADC1BUF6	i<31:0>)							0000
		31:16																	0000
90E0	ADC1BUF7	15:0							ADC Re	sult Word 7	(ADC1BUF7	<b>'&lt;31:0&gt;)</b>							0000
		31:16																	0000
90F0	ADC1BUF8	15:0							ADC Re	sult Word 8	(ADC1BUF8	3<31:0>)							0000
		31:16																	0000
9100	ADC1BUF9	15:0							ADC Re	sult Word 9	(ADC1BUF9	<31:0>)							0000
		31:16																	0000
9110	ADC1BUFA	15:0							ADC Re	sult Word A	(ADC1BUFA	N<31:0>)							0000
Legen	d: v = 11		value on R	eset: — – ur	nimnlemente	d read as 'C	' Reset val	ues are show	ın in hevade	rimal									3000

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-16: ADC REGISTER MAP (CONTINUED)

ess										В	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0120	ADC1BUFB	31:16							ADC Pa	cult Mord P	(ADC1BUFE	2 - 21 - () - ()							0000
9120	ADCIBUEB	15:0							ADC NE	Suit Word B	(ADC IBOFE	5<31.0>)							0000
0130	ADC1BUFC	31:16							ADC Pa	eult Word C	(ADC1BUFC	2-31:0-1							0000
9130	ADCIBULC	15:0							ADC NE	Suit Word C	(ADC1BUFC	231.02)							0000
01/10	ADC1BUFD	31:16							ADC Pa	eult Word D	(ADC1BUFE	)~31·0~)							0000
3140	ADC IDOI D	15:0							ADC NO	Suit Word D	(ADC1B01L	2(31.02)							0000
0150	ADC1BUFE	31:16							ADC Bo	cult Word E	(ADC1BUFE	-21:0-1							0000
9130	ADCIBULE	15:0							ADC NE	Suit WOIU E	(ADC IBUFE	_<31.0>)							0000
0160	ADC1BUFF	31:16							ADC Bo	cult Word E	(ADC1BUFF	-21·0×\							0000
9160	ADCIBUFF	15:0							ADC RE	Suit Word F	(ADC IBUFF	-<31.0>)							0000

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### TABLE 4-17: DMA GLOBAL REGISTER MAP

ess										Ві	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	DMACON <sup>(1)</sup>	31:16				_				_		_		_			_		0000
3000	DIVIACON	15:0	ON	FRZ	_	SUSPEND	BUSY	_	_	_	_	_	_	_	_	_	_	_	0000
2010	DMASTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3010	DIVIASTAT	15:0	-	I	l	_	_	-	1	_	-	_	1	_	RDWR		DMACH<2:0	>	0000
3020	20 DMAADDR 3	31:16		•			•	•		DMAADE	D-31:05				•	•	•		0000
3020	DIVIDADDK	15:0								DIVIANDL	71.02								0000

PIC32MX5XX/6XX/7XX

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

## TABLE 4-18: DMA CRC REGISTER MAP<sup>(1)</sup>

ess										В	ts								<b>"</b>
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2020	DCRCCON	31:16	1	_	BYTO	)<1:0>	WBO	_	_	BITO	_	_	_	-	_	_	_	_	0000
3030	DCKCCON	15:0	-		_			PLEN<4:0>			CRCEN	CRCAPP	CRCTYP	_	_	(	CRCCH<2:0>	>	0000
3040	DCBCDATA	31:16								DCBCDA	TA ~31:0~								0000
3040 DCRCDATA 15:0 DCRCDATA<31:0>														0000					
2050	DCRCXOR	31:16								DCRCXC	ND -21:05								0000
3030	DUNUAUK	15:0								DCKCXC	/N<31.U>								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP<sup>(1)</sup>

SSS										Ві	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3060	DCH0CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3000	DCHOCON	15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>	0000
3070	DCH0ECON	31:16	-	_	_	_	_	_	_	_				CHAIR	Q<7:0>				00FF
3070	DOI 1020014	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
3080	DCH0INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
	501101111	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16								CHSSA	A<31:0>								0000
		15:0																	0000
30A0	DCH0DSA	31:16								CHDSA	\<31:0>								0000
		15:0																	0000
30B0	DCH0SSIZ	31:16		_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
		15:0			ı		ı			CHSSIZ									0000
30C0	DCH0DSIZ	31:16	_	_	_	_	_	_	_	-	7.450	_	_	_	_	_	_	_	0000
		15:0								CHDSIZ									0000
30D0	DCH0SPTR	31:16 15:0		_	_	_	_	_	_	CHSPTI	P <15:0>	_	_	_	_	_	_	_	0000
		31:16	_						_	CHOFTI	—	_				_	_	_	0000
30E0	DCH0DPTR	15:0		_	_	_	_	_	_	CHDPT		_	_	_	_	_	_	_	0000
		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
30F0	DCH0CSIZ	15:0								CHCSIZ									0000
		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
3100	DCH0CPTR	15:0								CHCPT									0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3110	DCH0DAT	15:0	_	_	_	_	_	_	_	_				CHPDA	\T<7:0>				0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3120	DCH1CON	15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>	0000
0400	DOLL/EGGN	31:16	_	_	_	_	_	_	_	_		l .		CHAIR	Q<7:0>	I.	l .		00FF
3130	DCH1ECON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
3140	DCH1INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3140	PCUIIIII	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3150	DCH1SSA	31:16								CHSSA	\_31·0\								0000
		15:0	value on Pa			d read as '0					1.07								0000

1: All registers except DCHxSPTR, DCHxDPTR, and DCHxCPTR have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP<sup>(1)</sup> (CONTINUED)

316	ess		•								Ві	ts								,,
Oct   Oct	Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1310   DCHISSIZ   15.0	3160	DCH1DSA									CHDSA	\<31:0>								
150   150	2170	DCU19917	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
Definition   Def	3170	DCITIOSIZ	15:0								CHSSIZ	Z<15:0>								0000
150	3180	DCH1DSIZ		_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
1980   DCHISPTE   15:0						1					CHDSIZ	Z<15:0>	1		1	1			•	
15.0	3190	DCH1SPTR		_		_	_		_	_			_	_	_	_	_	_	_	_
October   15.0   Octo											CHSPTI									_
316	31A0	DCH1DPTR		_		_	_		_	_			_	_	_	_	_	_	_	_
150   CHICATO   150   CHICAT						l					CHDPTI									_
Och   Och	31B0	DCH1CSIZ		_	_	_	_	_	_	_	-		_	_	_	_	_	_	_	_
OCH   OCH											CHCSIZ									_
3110   DCH1DAT	31C0	DCH1CPTR	CPTR											_						
DCH10AT											CHCPTI									_
3110   DCH2CON   3116	31D0	DCH1DAT													CHPD/	T~7:0>			_	_
STATE   DCH2CON   15:0   CHBUSY   -   -   -   -   -   -   -   -   -												_	_	_			_	_	_	_
31F0 DCH2ECON 15:0	31E0	DCH2CON	_												CHAFN			CHPR	l<1:0>	_
STO   DCH2ECON   15:0												0.12.1	01	00			0252.	0		1 1
DCH2INT   15:0	31F0	DCH2ECON					CHSIR	Q<7:0>				CFORCE	CABORT	PATEN			_	_	_	_
15.0				_	_	_			_	_	_						CHCCIE	CHTAIE	CHERIE	_
DCH2SSA   15:0   CHSSA<  31:0   CH	3200	DCH2INT	15:0	_		_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
15:0	0040	DOLLOGGA	31:16								011004	04.0	I	I	I	I	I	I	I	0000
DCH2DSA   15:0   CHDSA-31:0>   0000	3210	DCH2SSA	15:0								CHSSA	<31:0>								0000
3230 DCH2SSIZ	3220	DCH2DSA									CHDSA	\<31:0>								
3230 DCH2SSIZ   15:0				_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
3240 DCH2DSIZ	3230	DCH2SSIZ									CHSSIZ									_
DCH2DSIZ   15:0   CHDSIZ<15:0>   0000			31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3250 DCH2SPTR 15:0 CHSPTR<15:0> 0000 3260 DCH2DPTR 31:16 0000	3240	DCH2DSIZ	-								CHDSIZ	Z<15:0>								_
15:0 CHSPTR<15:0> 0000  3260 DCH2DPTR 31:16 0000	0050	DOLLOODED	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3260 IDCH2DPTR	3250	DCH2SPTR	15:0								CHSPTI	R<15:0>								0000
2200 DOTIZOF IX 15:0 CHDPTR<15:0> 0000	2260	DCUSDETE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	3∠00	DOUZDAIK	15:0								CHDPT	R<15:0>								0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers except DCHxSPTR, DCHxDPTR, and DCHxCPTR have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP<sup>(1)</sup> (CONTINUED)

sse										Ві	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3270	DCH2CSIZ	31:16		_	_	_	I	_	_	_	_	_		_	_		_	_	0000
3270	DOI IZOOIZ	15:0								CHCSIZ	Z<15:0>								0000
3280	DCH2CPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		ı	ı	ı		1	ı	CHCPT	R<15:0>	ı		ı	ı		ı		0000
3290	DCH2DAT	31:16	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_			_	_	_		1		CHPDA	\T<7:0>				0000
32A0	DCH3CON	31:16		_	_	_		_	_		_				_		_	_	0000
		15:0	CHBUSY	_	_	_		_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	RI<1:0>	0000
32B0	DCH3ECON	31:16	_	_	_	_		_	_	_					Q<7:0>				00FF
		15:0				CHSIR					CFORCE	CABORT	PATEN	SIRQEN	AIRQEN				FF00
32C0	DCH3INT	31:16	_	_	_	_		_		_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_	_	_		_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA	31:16								CHSSA	A<31:0>								0000
		15:0																	0000
32E0	DCH3DSA	31:16								CHDSA	\<31:0>								0000
		15:0													_	_			0000
32F0	DCH3SSIZ	31:16 15:0	_	_	_	_	_	_	_	CHCCI.	 Z<15:0>	_	_	_	_		_	_	0000
		31:16	_			_	_	_	_	UN3312	2<15.0>	_			_	_	_		0000
3300	DCH3DSIZ	15:0						_	_	CHD81	Z<15:0>								0000
		31:16	_	_	_	_	_	_	_	C 10312		_	_	_		_	_	_	0000
3310	DCH3SPTR	15:0								CHSPTI	I R<15:0>								0000
		31:16	_	_	_	_	_	_	_	I _	_	_	_	_	_	_	_	_	0000
3320	DCH3DPTR	15:0								CHDPT	R<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3330	DCH3CSIZ	15:0								CHCSIZ	Z<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3340	DCH3CPTR	15:0								CHCPT	R<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3350	DCH3DAT	15:0	_	_	_	_	_	_	_	_				CHPDA	\T<7:0>				0000
0000	DOLLAGO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3360	DCH4CON	15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	RI<1:0>	0000
2270	DOLLATOON	31:16	_	_	_	_	_	_	_	_		•		CHAIR	Q<7:0>				00FF
33/0	DCH4ECON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
Lagan	J		value on Pa			-l l (o	Desetual	ine are chow	مام میں میا	-:								•	

Note 1: All registers except DCHxSPTR, DCHxDPTR, and DCHxCPTR have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

DS61156B-page 78

TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP<sup>(1)</sup> (CONTINUED)

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3380	DCH4INT	31:16	_	_	_				_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
	50	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3390	DCH4SSA	31:16 15:0								CHSSA	A<31:0>								0000
33A0	DCH4DSA	31:16 15:0								CHDSA	\<31:0>								0000
33B0	DCH4SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3300	DCH4331Z	15:0								CHSSI	Z15:0>								0000
33C0	DCH4DSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3300	DOI ITDOIZ	15:0								CHDSIZ	Z<15:0>								0000
33D0	DCH4SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								CHSPT	R<15:0>		1						0000
33E0	DCH4DPTR	31:16	_	_	_				_	_	_	_	_	_	_	_	_	_	0000
		15:0								CHDPT	R<15:0>								0000
33F0	DCH4CSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								CHCSIZ	Z<15:0>	1		1	1	1			0000
3400	DCH4CPTR	31:16	_	_	_				_	_		_	_	_	_	_	_	_	0000
		15:0	1						1		R<15:0>	ı					1	1	0000
3410	DCH4DAT	31:16	_								_	_	_			_	_	_	0000
		15:0	_												AT<7:0>				0000
3420	DCH5CON	31:16 15:0	- CHBUSY							- CHCHNS	- CHEN	— CHAED	- CHCHN	— CHAEN	_	- CHEDET	- CHDE	— RI<1:0>	0000
		31:16	—		_				_	—	CHEN	CHAED	CHCHN		Q<7:0>	CHEDET	CHPR	KI<1.U>	0000 00FF
3430	DCH5ECON	15:0	_	_		CHSIR		_	_	_	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
		31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3440	DCH5INT	15:0	_						_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3450	DCH5SSA	31:16 15:0		CHSSA<31:0>															
3460	DCH5DSA	31:16 15:0								CHDSA	\<31:0>								0000
0.475	DOI 1500:-	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3470	DCH5SSIZ	15:0								CHSSIZ	Z<15:0>								0000
2400	DOUEDOUZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3480	DCH5DSIZ	15:0								CHDSIZ	Z<15:0>								0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers except DCHxSPTR, DCHxDPTR, and DCHxCPTR have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

<b>TABLE 4-19:</b>	DMA CHANNELS 0-7 REGISTER MAP <sup>(1)</sup> (CONTINUED)
--------------------	--

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3490	DCH5SPTR	31:16	_	_	_	_	_	-	-	_	_	_	_	_	_	_	-	_	0000
		15:0 31:16	_	_					_	CHSPT	R<15:0>	_	_			_	I –		0000
34A0	DCH5DPTR	15:0		_		_	_	_	_	CHDPT	R<15:0>	_	_			_	_	_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
34B0	DCH5CSIZ	15:0								CHCSI	I Z<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
34C0	DCH5CPTR	15:0								CHCPT	R<15:0>								0000
0.450	DOLLEDAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
34D0	DCH5DAT	15:0	_	_	_	_	_	_	_	_				CHPDA	T<7:0>				0000
34E0	DCH6CON	31:16	_	_	_	_		_	_	_	_	_	_	_		_	_	_	0000
34EU	DCH6CON	15:0	CHBUSY	_	_	_	1	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	1	CHEDET	CHPR	RI<1:0>	0000
34F0	DCH6ECON	31:16	_	_	_	_	_	_	_	_				CHAIR	Q<7:0>		1		00FF
011 0	DONOLOGIV	15:0				CHSIR	Q<7:0>		•		CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
3500	DCH6INT	31:16		_	_	_		_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3510	DCH6SSA	31:16								CHSSA	A<31:0>								0000
		15:0 31:16																	0000
3520	DCH6DSA	15:0								CHDSA	A<31:0>								0000
3530	DCH6SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3330	DCI103312	15:0								CHSSI	Z<15:0>								0000
3540	DCH6DSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		1				1	1	CHDSI	Z<15:0>	1				1			0000
3550	DCH6SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								CHSPT	R<15:0>								0000
3560	DCH6DPTR	31:16		_	_	_		_	_	- OUDDT		_	_	_		_	_	_	0000
		15:0								CHDPT	R<15:0>								0000
3570	DCH6CSIZ	31:16 15:0		_	_	_	_	_	_	CHC61.	 Z<15:0>	_	_	_	_	_	_	_	0000
-		31:16		_	_	_	_	_	_	Unicoi.	_	l <u> </u>	_	_	_	_	_	_	0000
3580	DCH6CPTR	15:0		_	_	_	_	_	_	CHCPT	R<15:0>	_	_	_	_				0000
		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
3590	DCH6DAT	15:0	_	_	_	_	_	_	_	_				CHPDA	T<7:0>				0000
Legen	<u> </u>		value en D	onet:	l nimplemente	d rood oo 'o		les are show	n in havada	noimal .	L								

Note 1: All registers except DCHxSPTR, DCHxDPTR, and DCHxCPTR have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP<sup>(1)</sup> (CONTINUED)

ess		•								В	its												
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets				
	DCH7CON	31:16	_	_	_	_	1	_	_	_	_	_	1	_	_	_	_		0000				
33/NO	DOITIOON	15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	I<1:0>	0000				
35B0	DCH7ECON	31:16	_	_	_	_	_	_	_	_				CHAIR					00FF				
0000	DOIN LOOK	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	-	FF00				
35C0	DCH7INT	31:16	_	_	_	_		_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE		0000				
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000				
35D0	DCH7SSA	31:16	CHSSA<31:0>											0000									
		15:0											0000										
35E0	DCH7DSA	31:16								CHDSA	\<31:0>								0000				
		15:0						1									0						
35F0	DCH7SSIZ	31:16	_	_	_	_	_	_	_	_		_		_	_	_	_	_	0000				
		15:0								CHSSIZ									0000				
3600	DCH7DSIZ	31:16	_	_	_	_	_	_	_		7.450	_	_	_	_	_	_	_	0000				
		15:0 31:16	_		_		_	l _	_	CHDSIZ	2<15:0> —		_	_	_		_	_	0000				
3610	DCH7SPTR	15:0		_		_		_	_	CHSPT		_		_	_	_			0000				
		31:16	_	_			_	_	_	CHSFT	—	_	_		_	_	_		0000				
3620	DCH7DPTR	15:0	_	_		_		_	_	CHDPT		_	_	_	_	_	_		0000				
		31:16	_	_	_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000				
3630	DCH7CSIZ	15:0								CHCSIZ									0000				
		31:16	_	_	_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000				
3640	DCH7CPTR	15:0								CHCPT									0000				
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000				
3650	DCH7DAT	15:0	_	_	_	_	_	_	_	_				CHPD/	\T<7:0>				0000				
															-								

PIC32MX5XX/6XX/7XX

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers except DCHxSPTR, DCHxDPTR, and DCHxCPTR have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4 20.	<b>COMPARATOR REGISTER</b>	м л д д (1)
IABLE 4-20:	COMPARATOR REGISTER	WAP

ess		4								Bi	ts								s
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	CM1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A000	CIVITCON	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>	0000
A010	CM2CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AUTU	CIVIZCON	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>	0000
A060	CMSTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A000	CIVISTAT	15:0	-	FRZ	SIDL	_	-		-	_	-	_	_		I	_	C2OUT	C1OUT	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

## TABLE 4-21: COMPARATOR VOLTAGE REFERENCE REGISTER MAP<sup>(1)</sup>

ess		o.								В	its								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	CVRCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9000	CVRCON	15:0	ON	_	_	_	_	_	_	_	_	CVROE	CVRR	CVRSS		CVR	<3:0>		0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

#### TABLE 4-22: FLASH CONTROLLER REGISTER MAP

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F400	NVMCON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	1	_	_	_	_	_	_	_	0000
1 400	INVIVICOIN	15:0	NVMWR	NVMWREN	NVMERR	LVDERR	LVDSTAT	_	_	-	1	_	_	1		NVMO	P<3:0>		0000
F410	NVMKEY	31:16								NVMKE	/ <sub>~</sub> 31·0 <sub>~</sub>								0000
1 410	IVVIVIICE	15:0								TAVIVITAL	1 < 0 1.0 >								0000
F420	NVMADDR <sup>(1)</sup>	31:16								NVMADE	R-31·0>								0000
1 420	ITTIMADDIT	15:0								INVIVIABL	11(31.02								0000
F430	NVMDATA	31:16								NVMDAT	Δ_31.0>								0000
1 430	INVIVIDATA	15:0								INVIVIDAT	AC31.02								0000
F440	NVMSRC	31:16								NVMSRCAI	DD-31·0>								0000
1 440	ADDR	15:0								INVIVISION	לווניייוטל								0000

PIC32MX5XX/6XX/7XX

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### TABLE 4-23: SYSTEM CONTROL REGISTER MAP(1,2)

ess										В	its								S <sup>(2)</sup>
Virtual Addres (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets <sup>(</sup>
E000	OSCCON	31:16	_	_	P	LLODIV<2:0	<b> &gt;</b>		RCDIV<2:0>	•	_	SOSCRDY	_	PBDI\	/<1:0>	Р	LLMULT<2:0	<b> &gt;</b>	0000
F000	OSCCON	15:0	_		COSC<2:0>		_		NOSC<2:0>		CLKLOCK	ULOCK	LOCK	SLPEN	CF	UFRCEN	SOSCEN	OSWEN	0000
E010	OSCTUN	31:16	_	_		_	_	_	_	_	_	_		_	_	_		_	0000
F010	OSCION	15:0	_	_	_	_	_	_	_	_	_	_			TUN	<5:0>			0000
0000	WDTCON	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	0000
0000	WDTCON	15:0	ON	_	_	_	_	_	_	_	_		S	WDTPS<4:0	)>		_	WDTCLR	0000
F600	RCON	31:16	_	_	-	_	_	_	_	_	_	_		_	_	_	_	_	0000
F000	KCON	15:0	_	-	_	_	_	_	CM	VREGS	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR	POR	0000
E610	RSWRST	31:16	_	I		ı	-	_			_	_	-	I	1	_	_	_	0000
F010		15:0	_	1		1	1	_	-	-	_	_	_	1	-	_	_	SWRST	0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

TABLE 4-24: PORT A REGISTER MAP FOR PIC32MX575F256L, PIC32MX575F512L, PIC32MX675F512L, PIC32MX695F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup>

ess		9								Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	TRISA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6000	IKISA	15:0	TRISA15	TRISA14	_	_	_	TRISA10	TRISA9	_	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	C6FF
6010	PORTA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6010	PORTA	15:0	RA15	RA14	_	_	_	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
6020	LATA	31:16	_	_		_	1	_	_		_	_	_	_	_	_	_	_	0000
0020	LAIA	15:0	LATA15	LATA14	1	1	1	LATA10	LATA9	1	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
6030	ODCA	31:16	I	_	l	-	I		1	l	-	_	1	_	1	-	-	1	0000
0030		15:0	ODCA15	ODCA14	_	_	_	ODCA10	ODCA9	_	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

### TABLE 4-25: PORT B REGISTER MAP<sup>(1)</sup>

	,																		
sse										Bi	its								
Virtual Addres (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6040	TRISB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0040	INISB	15:0	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
6050	PORTB	31:16	_	1	_	1	-	-	1	1	-	-	1	_	_	1	-	_	0000
0030	FORTB	15:0	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
6060	LATB	31:16	_	I	_	I	I	ı	I	I	1	ı	I	_	ı	I	I	1	0000
0000	LAID	15:0	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
6070	ODCB	31:16	_	l	_	ı	-		l	1	1	_	l	_	1	_	l	1	0000
0070	ODCB	15:0	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

TABLE 4-26: PORT C REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F512H, PIC32MX695F512H, AND PIC32MX795F512H DEVICES<sup>(1)</sup>

ess										В	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6080	TRISC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6060	IKISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	_	_	_	_	_	F000
6000	PORTC	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6090	PORTC	15:0	RC15	RC14	RC13	RC12	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
60A0	LATC	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OUAU	LAIC	15:0	LATC15	LATC14	LATC13	LATC12	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
60B0	ODCC	31:16	-	-	_	_	_	I	1	_	l	_	_		1	_	_	_	0000
0000		15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_	_	_	_	_	_	_	_	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-27: PORT C REGISTER MAP FOR PIC32MX575F256L, PIC32MX575F512L, PIC32MX675F512L, PIC32MX695F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup>

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6080	TRISC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6060	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	TRISC4	TRISC3	TRISC2	TRISC1	_	FOOF
6000	PORTC	31:16	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	0000
6090	PORTC	15:0	RC15	RC14	RC13	RC12	_	_	_	_	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
60A0	LATC	31:16	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	0000
OUAU	LATO	15:0	LATC15	LATC14	LATC13	LATC12	_	-	_	_	_	_	_	LATC4	LATC3	LATC2	LATC1	_	xxxx
60B0	ODCC	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
0000	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_	_	_	_	ODCC4	ODCC3	ODCC2	ODCC1	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

**TABLE 4-28**: PORT D REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F512H, PIC32MX695F512H, AND PIC32MX795F512H DEVICES(1)

ess		4								Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
60C0	TRISD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6000	IKIOD	15:0	_	_	_	_	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	OFFF
6000	PORTD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6000	PORTD	15:0	_	_	_	_	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
60E0	LATD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OOLO	LAID	15:0	_	_	_	_	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
60F0	ODCD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OUFU	ODCD	15:0	_	_	_	_	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1:

PORT D REGISTER MAP FOR PIC32MX575F256L, PIC32MX575F512L, PIC32MX675F512L, PIC32MX695F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup> **TABLE 4-29**:

		-																	
ess										Bi	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
60C0	TRISD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	IKISD	15:0	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
6000	PORTD	31:16	-	-	_	-	_	-	-	-	_	_	1	_	-	-	1	1	0000
0000	TOKID	15:0	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
60E0	LATD	31:16	I	-	_	1	1	1	I	-	_	_	1	1	1	1	1	I	0000
0020	LAID	15:0	LAT15	LAT14	LAT13	LAT12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
60F0	ODCD	31:16	ı	-	_	-	1	-	ı	-	_	_	-	1	-	-	-	1	0000
551 0	CDCD	15:0	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

PIC32MX5XX/6XX/7XX

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

TABLE 4-30: PORT E REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F512H, PIC32MX695F512H, AND PIC32MX795F512H DEVICES<sup>(1)</sup>

ess										Bi	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	TRISE	31:16			_	_		_		_			_					_	0000
6100	IKISE	15:0	_	_	_	_	_	_	_	_	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	00FF
6110	PORTE	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6110	PORTE	15:0	_	_	_	_	_	_	_	_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6120	LATE	31:16	_	-	_	_	_	_	ı	_	_	_	_	-	_	_	_	_	0000
0120	LAIL	15:0		1	_	_	-	_	1	_	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6130	ODCE	31:16	-	l	_	_	1	_	l	_	-	1	_	l	-	I	1	_	0000
0130		15:0	_	_	_	_	_	_	_	_	ODCE7	0DCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-31: PORT E REGISTER MAP FOR PIC32MX575F256L, PIC32MX575F512L, PIC32MX675F512L, PIC32MX695F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup>

			IOOLINI																
SSS		-								Bi	ts								ا ہر ا
Virtual Addres (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	TRISE	31:16	_		_	_	_	_	_			_		_	_		_	_	0000
0100	INISE	15:0	_	_	_	_	_	_	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
6110	PORTE	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
0110	FORTE	15:0	-	l	1	1	-	-	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6120	LATE	31:16	_	I	1	1	1	1	1	1	I	_	I	_	1	I	1	1	0000
0120	LAIL	15:0	_	l	1	1	-	-	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6130	ODCE	31:16	_	ı	1	1	-	-	-	1	ı	_	ı	_	1	ı			0000
0130	ODOL	15:0	-	I	I	1	I	_	ODCE9	ODCE8	ODCE7	0DCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

lote 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-32: PORT F REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F512H, PIC32MX695F512H, AND PIC32MX795F512H DEVICES<sup>(1)</sup>

ess		4								Bi	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6140	TRISF	31:16			_						_		_			_	_		0000
6140	IKISF	15:0	_	_	_	_	_	_	_	_	_	_	TRISF5	TRISF4	TRISF3	_	TRISF1	TRISF0	003B
6150	PORTF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6150	PORTE	15:0	_	_	_	_	_	_	_	_	_	_	RF5	RF4	RF3	_	RF1	RF0	xxxx
6160	LATF	31:16	_	1	_	_	_	_	_	_	_	ı	_	_	_	_	_	_	0000
0100	LAII	15:0	_	1	_	-	_	-	1	_	-	1	LATF5	LATF4	LATF3	_	LATF1	LATF0	xxxx
6170	ODCF	31:16		I	_	-	1	-	I	_	_	l	_	1	ı	1	_	-	0000
0170		15:0	_	-		_	_			_	_	-	ODCF5	ODCF4	ODCF3	_	ODCF1	ODCF0	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-33: PORT F REGISTER MAP FOR PIC32MX575F256L, PIC32MX575F512L, PIC32MX675F512L, PIC32MX695F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup>

				,,, oo, o															
ess										Bi	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6140	TRISF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0140	IKISE	15:0		-	TRISF13	TRISF12	_	_	_	TRISF8	_	_	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	313F
6150	PORTF	31:16	1	1	_	-	1	-	_	-	_	_	_	_	-	_	_	_	0000
0130	FORTE	15:0	I	I	RF13	RF12	-	ı	1	RF8	_	1	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	I	I	_	I	1	ı	ı	I	_	ı	ı	ı	I	_	ı	_	0000
0100		15:0	I	I	LATF13	LATF12	1	I	I	LATF8	_	1	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	-	1	_	-	_	-	-	-	_	-	-	-	-	_	-	_	0000
0170	55	15:0	I	I	ODCF13	ODCF12	1	_	_	ODCF8	_	_	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ate 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

TABLE 4-34: PORT G REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F512H, PIC32MX695F512H, AND PIC32MX795F512H DEVICES<sup>(1)</sup>

ess										Ві	its								"
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6180	TRISG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6160	IKISG	15:0	_	_	_	_	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	_	_	03CC
6100	PORTG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
6190	PORTG	15:0	_	_	_	_	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	_		xxxx
61A0	LATG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
OTAU	LAIG	15:0	_	_	_	_	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	_	_	xxxx
61B0	ODCG	31:16		I		-	1	_	_	_	_	_		I	ı	_		_	0000
0100		15:0	_	_	_	_	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	_	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-35: PORT G REGISTER MAP FOR PIC32MX575F256L, PIC32MX575F512L, PIC32MX675F512L, PIC32MX695F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup>

ess										Ві	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6180	TRISG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6160	IKISG	15:0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
6100	PORTG	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	0000
6190	PORTG	15:0	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	xxxx
61A0	LATG	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	0000
OTAU	LAIG	15:0	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
61B0	ODCG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0100	ODCG	15:0	ODCG15	ODCG14	ODCG13	ODCG12	-	_	ODCG9	ODCG8	ODCG7	ODCG6	_	-	ODCG3	ODCG2	ODCG1	ODCG0	0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-36: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX575F256L, PIC32MX575F512L, PIC32MX675F512L, PIC32MX795F512L DEVICES<sup>(1)</sup>

ess										В	its								"
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	CNCON	31:16	_								_		_			_			0000
6100	CINCOIN	15:0	ON	FRZ	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
C4 D0	CNIENI	31:16	_	_	_	_	_	_	_	_	_	_	CNEN21	CNEN20	CNEN19	CNEN18	CNEN17	CNEN16	0000
61D0	CNEN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
6150	CNPUE	31:16	_	-	_	_	_	_	-		_	_	CNPUE21	CNPUE20	CNPUE19	CNPUE18	CNPUE17	CNPUE16	0000
OIEU			CNPUE15						CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-37: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F512H, AND PIC32MX795F512H DEVICES<sup>(1)</sup>

			1002111	71000.0	,														
ess		4								В	its								·o
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	CNCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0100	CINCOIN	15:0	ON	FRZ	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
61D0	CNEN	31:16	-	_	_	_	_	_	_	_	-	_	_	_	_	CNEN18	CNEN17	CNEN16	0000
0100	CINEIN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
61E0	CNPUE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	CNPUE18	CNPUE17	CNPUE16	0000
O I E O	CINPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

### TABLE 4-38: PARALLEL MASTER PORT REGISTER MAP<sup>(1)</sup>

ess		•								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
7000	PMCON	31:16	_	_	_		_	_	_	_	-	_	_	_	_	_	_		0000
7000	1 MICCIN	15:0	ON	FRZ	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF	<1:0>	ALP	CS2P	CS1P	_	WRSP	RDSP	0000
7010	PMMODE	31:16	_	_	1	I	_	_	_	1	1	1	_	_	1	1	_	l	0000
7010	1 WINODE	15:0	BUSY																
7020	PMADDR	31:16	-	-	1	I	_	_	_	ı	I	I	_	_	I	ı	_	I	0000
7020	I WADDIX	15:0	CS2EN/A15	CS1EN/A14							ADDR-	<13:0>							0000
7020	PMDOUT	31:16								DATAOL	IT -21:05								0000
7030	FIVIDOUT	15:0								DATAGE	11<31.0>								0000
7040	PMDIN	31:16								DATAIN	I-21·0s								0000
7040	FINIDIIN	15:0								DATAIN	131.02								0000
7050	PMAEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7030	INACIN	15:0								PTEN-	<15:0>								0000
7060	PMSTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7060	FINISTAL	15:0	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	0080

PIC32MX5XX/6XX/7XX

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### TABLE 4-39: PROGRAMMING AND DIAGNOSTICS REGISTER MAP

ess										В	ts								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F200	DDPCON	31:16		_	_	_		_	_	_	-	_		_	_			_	0000
F200	DDPCON	15:0	_	_	_	_	_	_	_	_	_	_	_	_	JTAGEN	TROEN	_	_	0008

TABLE 4-40:	PREFETCH REGISTER	MAP
-------------	-------------------	-----

SSE		-								Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	CHECON <sup>(1,2)</sup>	31:16	_	_	ı		_	_	_			_	_	_	_	I	_		0000
4000	CITECOIV	15:0	_	_		_	_	_	DCSZ	<1:0>		_	PREFE	N<1:0>	_	F	PFMWS<2:0	>	0000
4010	CHEACC <sup>(1)</sup>	31:16	CHEWEN		_	_	_	_	_	_		_	_	_	_	_	_	_	0000
1010		15:0	_	_	_	_	_	_	_	_	_	_	_	_		CHEID	X<3:0>		0000
4020	CHETAG <sup>(1)</sup>		LTAGBOOT	_	_	_	_	_	_	_				LTAG<					00xx
.020		15:0		LTAG<15:4>         LVALID         LLOCK         LTYPE         —         xxxx0           —         —         —         —         —         —         —         —         —         —         —         —         0000															
4030	CHEMSK <sup>(1)</sup>	31:16	_	LMASK<15:5>															
		15:0		XXXX															
4040	CHEW0	31:16		CHEW0<31:0>															
		15:0		CHEW0<31:0> xxxx															
4050	CHEW1	31:16								CHEW1	<31:0>								XXXX
		15:0																	XXXX
4060	CHEW2	31:16 15:0								CHEW2	2<31:0>								XXXX
		31:16																	xxxx
4070	CHEW3	15:0								CHEWS	3<31:0>								XXXX
		31:16	_		_	_	_	I –	_				C	HELRU<24:1	6>				0000
4080	CHELRU	15:0								CHELRI	J<15:0>								0000
		31:16																	xxxx
4090	CHEHIT	15:0								CHEHIT	T<31:0>								xxxx
<b>—</b>		31:16																	xxxx
40A0	CHEMIS	15:0								CHEMIS	S<31:0>								xxxx
4000	011505407	31:16								OUEDEAL	T 04 0								xxxx
40C0	CHEPFABT	15:0								CHEPFAI	31<31:0>								xxxx

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

PIC32MX5XX/6XX/7XX

2: Reset value is dependent on DEVCFGx configuration.

TABLE 4-41: RTCC REGISTER MAP<sup>(1)</sup>

ess		9								В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	RTCCON	31:16	_			_	_	1					CAL<	9:0>					0000
0200	KICCON	15:0					-	I	ı	ı	RTSECSEL	RTCCLKON	I	ı	RTCWREN	RTCSYNC	HALFSEC	RTCOE	0000
0210	RTCALRM	31:16	_	1	_	_		-	_	_	_	-	-	_	_	_	_	_	0000
0210	KICALKIVI					ALRMSYNC		AMASI	<3:0>					ARPT	<7:0>				0000
0220	RTCTIME	31:16		HR10	0<3:0>			HR01	<3:0>			MIN10<	:3:0>			MIN0	l<3:0>		xxxx
0220	KICIIWE	15:0		SEC1	0<3:0>			SEC0	1<3:0>		_	_	_	_	_	_	_	_	xx00
0220	RTCDATE	31:16		YEAR'	10<3:0>			YEAR0	1<3:0>			MONTH1	0<3:0>			MONTH	01<3:0>		xxxx
0230	RICDAIE	15:0		DAY1	0<3:0>			DAY01	I<3:0>		_	_	_	_		WDAY	)1<3:0>		xx00
0240	ALRMTIME	31:16		HR10	0<3:0>			HR01	<3:0>			MIN10<	:3:0>			MIN0	l<3:0>		xxxx
0240	ALKIVITIVIE	15:0		SEC1	0<3:0>			SEC0	1<3:0>		_	_	_	_	_	_	_	_	xx00
0250	ALRMDATE	31:16 — — — —					_	_	_	_		MONTH1	0<3:0>			MONTH	01<3:0>		00xx
0250	ALNIVIDATE	15:0 DAY10<3:0>						DAY01	I<3:0>		_	_	_	_		WDAY	)1<3:0>		xx0x

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

TADIE 4 42.	DEVICES, DEVICE	CONFIGURATION	MODD CHMMADV
IARIF 4-47.		CONFIGURATION	WORD SUNINARY

ess		•								Bi	ts								S
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2550	DEVCECS	31:16	FVBUSIO	FUSBIDIO	FSCMIO	_	_	FCANIO	FETHIO	FMIIEN	_	_	_	_	_	F	SRSSEL<2:0	>	xxxx
2FFU	2FF0 DEVCFG3 15:									USERIC	0<15:0>								xxxx
2554	DEVCFG2	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	FI	PLLODIV<2:0	>	xxxx
2FF4	DEVCFG2	15:0	FUPLLEN	_	_	_	_	FU	PLLIDIV<2:	)>	_	FI	PLLMULT<2:	0>	_	F	PLLIDIV<2:0	>	xxxx
2550	DEVCFG1	31:16	-	_	_	_	_	_	_	_	FWDTEN	_	_		V	VDTPS<4:0	>		xxxx
200	DEVCEGI	15:0	FCKSN	Λ<1:0>	FPBDI'	V<1:0>	_	OSCIOFNC	POSCN	ID<1:0>	IESO	_	FSOSCEN	_	_		FNOSC<2:0>		xxxx
SEEC	DEVICEGO	31:16	_	_	_	CP	_	_	_	BWP	_	_	_	_		PWP	<7:4>		xxxx
	2FFC DEVCFG0 15			PWP•	<3:0>	•	_	_	_	1	_	_	_	_	ICESEL	_	DEBUG	i<1:0>	xxxx

## TABLE 4-43: DEVICE AND REVISION ID SUMMARY<sup>(1)</sup>

ess		a)								В	ts								
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F220	DEVID	31:16		VER	VER<3:0> DEVID<27:16> xxxx														
F220	DEVID	15:0								DEVID	<15:0>								xxxx

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset values are dependent on the device variant. Refer to the "PIC32MX5XX/6XX/7XX Family Silicon Errata and Data Sheet Clarification" (DS80480) for more information.

TABLE 4-44: USB REGISTER MAP

SSS											Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	LUOTOID	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5040	U1OTGIR	15:0	_	_	_	_	_	_	_	_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	0000
5050	U1OTGIE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OTOTOLE	15:0	_	_	_	_	_	_	_	_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	0000
5060	U1OTGSTAT	31:16					_			_	_	_	_	_	_	_	_	_	0000
		15:0									ID	_	LSTATE	_	SESVD	SESEND		VBUSVD	0000
5070	U1OTGCON	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_	_	_	_	_	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000
5080	U1PWRC	31:16										_							0000
		15:0									UACTPND	_		USLPGRD	USBBUSY		USUSPEND	USBPWR	0000
5000		31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	- LIDOTIE	0000
5200	U1IR	15:0	_	_	_	_	_	_	_	_	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF DETACHIF	0000
		31:16				_	_		_	_	_	_	_	_	_	_	_	—	0000
5210	U1IE	31.10									_			_		_		URSTIE	0000
0210	OTIL	15:0	_	_	_	_	_	_	_	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	DETACHIE	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5220	U1EIR																CRC5EF		0000
		15:0	_	_	_	_	_	_	_	_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	EOFEF	PIDEF	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5230	U1EIE																CRC5EE		0000
		15:0	_	_	_	_	_	_	_	_	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE	PIDEE	0000
5040	U1STAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5240	UISIAI	15:0	_	_	_	_	_	_	_	_		ENDI	PT<3:0>		DIR	PPBI	_	_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5250	U1CON	15:0	_	_	_	_	_	_	_	_	JSTATE	SE0	PKTDIS	USBRST	HOSTEN	RESUME	PPBRST	USBEN	0000
		10.0									JOIAIL	OLO	TOKBUSY	OODINOT	HOOTEN	KLOOML	TTBROT	SOFEN	0000
5260	U1ADDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5200	3	15:0		_	_	_	_	_	_	_	LSPDEN			DE	VADDR<6:0	0>			0000
5270	U1BDTP1	31:16									_	_	_	_	_	_	_		0000
Logona		15:0	—	_	—	— —	—	_	—	- vadacimal			E	BDTPTRL<7:1:	>			_	0000

TABLE 4-44: USB REGISTER MAP (CONTINUED)

	SS		_									Bits								
150	Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
150	5290	I I I EDMI	31:16	_	1	_		_			_	ı	_	1	_	ı	_	_	_	0000
Season   S	3280	UTFRIVIL	15:0	_	1	_	1	_	1	1					FRML	<7:0>				0000
150	5200	I I1EDMH	31:16	_	1	_	1	_	1	1	-	1	_	I	-	1	_	_	_	0000
Season   S	3230	OTTRIVIT	15:0	_	_	_	_	_	_	_	_	-	_	1	_	_		FRMH<2:0>		0000
15.0	5240	LITOK	31:16	_	1	_	1	_	1	1		I	_	I	-	1	_	_	_	0000
Secondary   150	32A0	UTION	15:0	_	1	_	1	_	1	1			PID	>3:0>			EP-	<3:0>		0000
15.0	52B0	LI1SOE	31:16	_	1	_	1	_	1	1		I	_	I	-	1	_	_	_	0000
1807   1807   1808   1809	32D0	01301	15:0	_	_	_	_	_	_	_	_				CNT<	:7:0>				0000
15:0	52C0	114RDTD2	31:16	_	_	_	_	_	_	_	_	-	_	1	_	_	_	_	_	0000
1500   1507   1500	3200	UIBDIFZ	15:0	_	1	_	1	_	1	1					BDTPTR	:H<7:0>				0000
150   -   -   -   -   -   -   -   -   -	E2D0	114DDTD2	31:16	_	1	_	1	_	1	1		1	_	ı	_	1	_	_	_	0000
1160   150	32D0	OIBDIF3	15:0	_	1	_	1	_	1	1					BDTPTR	:U<7:0>				0000
15:0	E2E0	LI1CNEG1	31:16	_	-	_	_	_	-	-	_	ı	_	ı	_	_	_	_	_	0000
U1EPO	32EU	UTCNEGT	15:0	_	1	_	1	_	1	1		UTEYE	UOEMON	USBFRZ	USBSIDL	1	_	_	UASUSPND	0001
15:0	E200	LI1EDO	31:16	_	1	_	1	_	1	1		1	_	ı	_	1	_	_	_	0000
1510   1510	5500	UIEFU	15:0	_	1	_	1	_	1	1		LSPD	RETRYDIS	ı	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
15.0	E210	II1ED1	31:16	_	1	_	1	_	1	1		1	_	ı	_	1	_	_	_	0000
150	3310	UIEFI	15:0	_	1	_	1	_	1	1		1	_	ı	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
15:0	E220	IIIED2	31:16	_	1	_	1	_	1	1		1	_	ı	_	1	_	_	_	0000
15:0	5520	UIEFZ	15:0	_	1	_	1	_	1	1		I	_	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
15:0	5330	111ED3	31:16	_	_	_	_	_	_	_	_	-	_	1	_	_	_	_	_	0000
U1EP5   U1EP5	5550	OILI 3	15:0	_	_	_	_	_	_	_	_	-	_	1	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
15:0	5340	II1ED/	31:16	_	_	_	_	_	_	_	_	-	_	1	_	_	_	_	_	0000
U1EP5	3340	OILI 4	15:0	_	_	_	_	_	_	_	_	-	_	1	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
15:0	5350	II1ED5	31:16	_	_	_	_	_	_	_	_	-	_	1	_	_	_	_	_	0000
U1EP6	5550	UIEFS	15:0	_	1	_	1	_	1	1		1	_	ı	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
15:0 — — — — — — — — — — — — — — — — — — —	E260	LIAEDE	31:16	_	1	_	1	_	1	1		1	_	ı	_	1	_	_	_	0000
5370 U1EP7	3300	UIEFO	15:0	_	_	_	_	_	_	_	_	_	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
15:0 — — — — — — — — — — — — — — — — — — —	5370	II1ED7	31:16	_			_	_			_		_		_	_	_	_	_	0000
5380 U1EP8	5570	UIEFI	15:0	_									_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
15:0	E290	LI1EDO	31:16	_			_		_	_		_	_	_				_	_	0000
	5380	UIEP8	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

TABLE 4-44: USB REGISTER MAP (CONTINUED)

ess		o.									Bits								s
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5390	U1EP9	31:16	_	_	_	_	-	_	_	_	ı	ı	_	_	-	_	_	_	0000
5590	UIEF9	15:0	_	_	_	_	-	_	_	_	-	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53A0	U1EP10	31:16	_	_	_	_	-	_	_	_	-	-	_		_	_	_	_	0000
53AU	UTEPTU	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53B0	U1EP11	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3300	UIEPII	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	U1EP12	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5300	UTEPTZ	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53D0	U1EP13	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5300	UIEPIS	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050	LIAEDAA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
53E0	U1EP14	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53F0	U1EP15	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
53FU	UTEP15	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

TABLE 4-45: CAN1 REGISTER SUMMARY FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX795F512H, PIC32MX575F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup>

sse										Bits	5								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	C1CON	31:16	_	_	_	_	ABAT		REQOP<2:0	>	C	DPMOD<2:0	>	CANCAP	_	_	_	_	0400
B000	CICON	15:0	ON	_	SIDLE	_	BUSY	_	_	_	_	_	_		D	NCNT<4:0	•		0000
B010	C1CFG	31:16	-	_	_	_	-	-	_	I	-	WAKFIL	_	-	_	S	EG2PH<2:0	>	0000
D010	CICIG	15:0	SEG2PHTS	SAM	S	EG1PH<2:0	>		PRSEG<2:0	>	SJW-	<1:0>			BRP<	:5:0>			0000
B020	C1INT	31:16	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE	_	_	_	_	_	_	_	MODIE	CTMRIE	RBIE	TBIE	0000
DOZO	011111	15:0	IVRIF	WAKIF	CERRIF	SERRIF	RBOVIF	_	_	_	_	_	_	_	MODIF	CTMRIF	RBIF	TBIF	0000
B030	C1VEC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	020	15:0	_	_	_		1	FILHIT<4:0	>		_				ICOD<6:0>		1		0000
B040	C1TREC	31:16	_	_	TEC<7:0> REC<7:0> 0001														0000
20.0	0111120	15:0		1	TEC<7:0> REC<7:0> 000														0000
B050	C1FSTAT	31:16	FIFOIP31	FIFOIP30	TXBO TXBP RXBP TXWARN RXWARN EWARN 0000 TEC<7:0> 0000000000														0000
2000	01101111	15:0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0	
B060	C1RXOVF	31:16	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
		15:0	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
B070	C1TMR	31:16								CANTS<									0000
		15:0								NTSPRE<15	0>				ı	ı	1		0000
B080	C1RXM0	31:16						SID<10:0>							MIDE	_	EID<1	7:16>	xxxx
		15:0								EID<1	5:0>				1	1	1		xxxx
B090	C1RXM1	31:16						SID<10:0>							MIDE	_	EID<1	7:16>	xxxx
		15:0								EID<1	5:0>				1	1	1		xxxx
B0A0	C1RXM2	31:16						SID<10:0>							MIDE	_	EID<1	7:16>	xxxx
		15:0								EID<1	5:0>								XXXX
B0B0	C1RXM3	31:16						SID<10:0>						_	MIDE	_	EID<1	7:16>	xxxx
		15:0	FLTENIO	14051		1		50510.40		EID<1						-0510.40			xxxx
B0C0	C1FLTCON0	31:16	FLTEN3		3<1:0>			FSEL3<4:0:			FLTEN2		2<1:0>			SEL2<4:0>			0000
		15:0	FLTEN1	_	1<1:0>			FSEL1<4:0:			FLTEN0		0<1:0>			SEL0<4:0>			0000
B0D0	C1FLTCON1	31:16	FLTEN7		7<1:0>			FSEL7<4:0:			FLTEN6		6<1:0>			SEL6<4:0>			0000
		15:0	FLTEN5		5<1:0>			FSEL5<4:0:			FLTEN4	_	4<1:0>			SEL4<4:0>			0000
B0E0	C1FLTCON2	31:16	FLTEN11		11<1:0>			FSEL11<4:0			FLTEN10	_	0<1:0>			SEL10<4:0:			0000
		15:0	FLTEN9	MSEL				FSEL9<4:0:			FLTENA		8<1:0>			SEL8<4:0>			0000
B0F0	C1FLTCON3	31:16	FLTEN15	_	15<1:0>			FSEL15<4:0			FLTEN14	MSEL1				SEL14<4:0:			0000
		15:0	FLTEN13	MSEL1	13<1:0>			FSEL13<4:0	<b>J&gt;</b>		FLTEN12	MSEL1	2<1:0>		F	SEL12<4:0	>		0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

DS61156B-page 98

TABLE 4-45: CAN1 REGISTER SUMMARY FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX795F512H, PIC32MX575F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup> (CONTINUED)

ess		•								Bits	5									
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
B100	C1FLTCON4	31:16	FLTEN19	MSEL1	9<1:0>			FSEL19<4:0	)>		FLTEN18	MSEL1	8<1:0>		F	SEL18<4:0>	,		0000	
Б100	CIFLICON4	15:0	FLTEN17	MSEL1	7<1:0>			FSEL17<4:0	)>		FLTEN16	MSEL1	6<1:0>		F	SEL16<4:0:			0000	
B110	C1FLTCON5	31:16	FLTEN23	MSEL2	23<1:0>			FSEL23<4:0	<b>)&gt;</b>		FLTEN22	MSEL2	2<1:0>		F	SEL22<4:0>	•		0000	
DITO	OTI ETOONS	15:0	FLTEN21	MSEL2	MSEL27<1:0> FSEL27<4:0> FLTEN26 MSEL26<1:0> FSEL26<4:0> (														0000	
B120	C1FLTCON6	31:16	FLTEN27	MSEL2	EL27<1:0> FSEL27<4:0> FLTEN26 MSEL26<1:0> FSEL26<4:0> FSEL26<4:0> FSEL24<4:0> FSEL24<4:0> FSEL24<4:0> FSEL24<4:0> FSEL24<4:0>														0000	
D120	O II EI OONO	15:0	FLTEN25				FSEL27<4:0>         FLTEN26         MSEL26<1:0>         FSEL26<4:0>           FSEL25<4:0>         FLTEN24         MSEL24<1:0>         FSEL24<4:0>													
B130	C1FLTCON7	31:16	FLTEN31	MSEL3		FSEL25<4:0>         FLTEN24         MSEL24<1:0>         FSEL24<4:0>           FSEL31<4:0>         FLTEN30         MSEL30<1:0>         FSEL30<4:0>														
		15:0	FLTEN29	MSEL2	29<1:0>			FSEL29<4:0			FLTEN28	MSEL2	!8<1:0>			SEL28<4:0>			0000	
B140	01100111	31:16						SID<10:0>						_	EXID	_	EID<1	7:16>	xxxx	
	(n = 0-31)	15:0								EID<15	5:0>								xxxx	
B340	C1FIFOBA	31:16 15:0								C1FIFOBA	<31:0>								0000	
B350	OTI II OCCIVIII	31:16	_	_	_	_	_	_	_	_	_	_			F	SIZE<4:0>			0000	
D330	(n = 0-31)	15:0	_	FRESET	UINC	DONLY	_	_	_	_	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPRI	<1:0>	0000	
B360	C1FIFOINTn	31:16	_	_	_	_	_	TXNFULLIE	TXHALFIE	TXEMPTYIE	1	_	_	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000	
D300	(n = 0-31)	15:0	-	_	_	- TXNFULLIE TXHALFIE TXEMPTYIE RXOVFLIE RXFULLIE RXHALFIE RXN EMPTYIE 001 - TXNFULLIF TXHALFIF TXEMPTYIF RXOVFLIF RXFULLIF RXHALFIF RXN EMPTYIF 001												0000		
B370	C1FIFOUAn (n = 0-31)	31:16 15:0								C1FIFOU <i>A</i>	\<31:0>								0000	
B380		31:16	_	_	_	_	_	_	_	_		_	_	_		_		_	0000	
D300	(n = 0-31)	15:0	_	_	_	_	_	_	_	_		_			C1	FIFOCI<4:0	>		0000	

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TARI F 4-46.	CAN2 REGISTER SUMMARY FOR PIC32MX795F512H AND PIC32MX795F512L DEVICE	-s <sup>(1)</sup>
IADLL TTU.		_0

sss										Bit	s								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	C2CON	31:16		_	_		ABAT		REQOP<2:0	>	(	DPMOD<2:0	>	CANCAP	_	_	_	_	0400
C000	CZCON	15:0	ON	_	SIDLE	_	BUSY	_	_	_	_	_	_		I	DNCNT<4:0	>		0000
C010	C2CFG	31:16	_	_	_	_	_	_	_	_	_	WAKFIL	_	_	_	S	EG2PH<2:0	>	0000
Colo	CZCFG	15:0	SEG2PHTS	SAM	S	EG1PH<2:0	)>		PRSEG<2:0	>	SJW	<1:0>			BRP	<5:0>			0000
C020	C2INT	31:16	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE	1	_	-	-	_	_	_	MODIE	CTMRIE	RBIE	TBIE	0000
C020	CZIIVI	15:0	IVRIF	WAKIF	CERRIF	SERRIF	RBOVIF	1	_	1	1	_	_	_	MODIF	CTMRIF	RBIF	TBIF	0000
C030	C2VEC	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	02120	15:0	_	TXBO TXBP RXBP TXWARN RXWARN EWARN 000														0000	
C040	C2TREC	31:16		TXBO TXBP RXBP TXWARN RXWARN EWARN 00 TEC<7:0> 00														0000	
0010	OZTREO	15:0		—         —         —         —         —         —         TXBO         TXBO         TXBP         RXBP         TXWARN         RXWARN         EWARN         CWARN         C														0000	
C050	C2FSTAT	31:16		TEC<7:0> REC<7:0> 00 31 FIFOIP20 FIFOIP28 FIFOIP27 FIFOIP26 FIFOIP25 FIFOIP24 FIFOIP23 FIFOIP22 FIFOIP21 FIFOIP20 FIFOIP19 FIFOIP18 FIFOIP17 FIFOIP16 00														0000	
0000	02. 07.	15:0	FIFOIP15	TEC<7:0> REC<7:0> REC<7:0 REC<7 REC<7 REC<7 REC<7 REC<7 REC<7 REC<														0000	
C060	C2RXOVF	31:16	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	
			RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C070	C2TMR	31:16								CANTS									0000
		15:0								NTSPRE<15	:0>				ı	1	ı		0000
C080	C2RXM0	31:16						SID<10:0>	'						MIDE	_	EID<1	7:16>	xxxx
		15:0								EID<1	5:0>					1			xxxx
C0A0	C2RXM1	31:16						SID<10:0>						-	MIDE	_	EID<1	7:16>	xxxx
		15:0								EID<1	5:0>								xxxx
C0B0	C2RXM2	31:16						SID<10:0>		EID 4				-	MIDE	_	EID<1	7:16>	xxxx
		15:0						015 100		EID<1	5:0>						51D	<b>-</b> 40	xxxx
C0B0	C2RXM3	31:16						SID<10:0>		FID.4	F.O.			-	MIDE	_	EID<1	7:16>	xxxx
		15:0 31:16	FLTEN3	MCEL	3<1:0>			FSEL3<4:0:		EID<1	5:0> FLTEN2	MSEL	2 -1 -0-	1		FSEL2<4:0>			0000
C0C0				_	3<1:0> 1<1:0>							MSEL	-						0000
		15:0 31:16	FLTEN1 FLTEN7		7<1:0>			FSEL1<4:0: FSEL7<4:0:			FLTEN0 FLTEN6	MSEL				FSEL0<4:0> FSEL6<4:0>			0000
C0D0	C2FLTCON1	15:0	FLTEN5	MSEL				FSEL7<4:0:			FLTEN4		4<1:0>			FSEL4<4:0>			0000
		31:16			11<1:0>			FSEL11<4:0			FLTEN10		0<1:0>			FSEL10<4:0			0000
C0E0	C2FLTCON2	15:0	FLTEN9	MSEL				FSEL11<4.0			FLTEN8		8<1:0>			FSEL8<4:0>			0000
		31:16			5<1:0>			FSEL15<4:0			FLTEN14		4<1:0>			FSEL14<4:0			0000
C0F0	C2FLTCON3		FLTEN13		3<1:0>			FSEL13<4:0			FLTEN12	MSEL1				SEL14<4:0			0000
1	nd: x = un			_						-!1	. 2121412	WOLL	1.0/	l		JLL12\4.0			0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-46: CAN2 REGISTER SUMMARY FOR PIC32MX795F512H AND PIC32MX795F512L DEVICES<sup>(1)</sup> (CONTINUED)

ess										Bit	s			•					
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
C100	C2FLTCON4	31:16	FLTEN19	MSEL1	9<1:0>			FSEL19<4:0	>		FLTEN18	MSEL1	8<1:0>		F	SEL18<4:0	>		0000
0100	021 21 00111	15:0	FLTEN17	MSEL1	7<1:0>			FSEL17<4:0	>		FLTEN16	MSEL1	6<1:0>		I	FSEL16<4:0	:		0000
C110	C2FLTCON5	31:16	FLTEN23	MSEL2	23<1:0>			FSEL23<4:0	>		FLTEN22	MSEL2	2<1:0>		F	SEL22<4:0	>		0000
0110	021 21 00110	15:0	FLTEN21	MSEL27<1:0> FSEL27<4:0> FLTEN26 MSEL26<1:0> FSEL26<4:0> 000														0000	
C120	C2FLTCON6	31:16	FLTEN27	MSEL27<1:0> FSEL27<4:0> FLTEN26 MSEL26<1:0> FSEL26<4:0> 000														0000	
0.20			FLTEN25	5 MSEL25<1:0> FSEL25<4:0> FLTEN24 MSEL24<1:0> FSEL24<4:0> 000														0000	
C130	C2FLTCON7		FLTEN31	MSEL25<1:0> FSEL25<4:0> FLTEN24 MSEL24<1:0> FSEL24<4:0> 000 MSEL31<1:0> FSEL31<4:0> FLTEN30 MSEL30<1:0> FSEL30<4:0> 000														0000	
0.00			FLTEN29	MSEL2	9<1:0>			FSEL29<4:0	>		FLTEN28	MSEL2	8<1:0>		F	SEL28<4:0			0000
C140	0210111	31:16						SID<10:0>							EXID	_	EID<1	7:16>	xxxx
	(n = 0-31)	15:0								EID<1	5:0>								xxxx
C340	C2FIFOBA	31:16 15:0								C2FIFOB.	A<31:0>								0000
C350	C2FIFOCONn	31:16		_	_	_	_	_	_	_	_	_	_			FSIZE<4:0>			0000
C350	(n = 0-31)	15:0	_	FRESET	UINC	DONLY	_	_	_	_	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPR	l<1:0>	0000
C360	C2FIFOINTn	31:16	_	_	_	_	_	TXNFULLIE	TXHALFIE	TXEMPTYIE	_	_	-	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000
C360	(n = 0-31)	15:0	_	_	_	_	_	TXNFULLIF	TXHALFIF	TXEMPTYIF	_	_	_	_	RXOVFLIF	RXFULLIF	RXHALFIF	RXN EMPTYIF	0000
C370	C2FIFOUAn									C2FIFOU	A<31:0>								0000
	(n = 0-31)	15:0			1														0000
C380	02111 00111	31:16	_	_	_	_		_		_	_	_	_		_	_	_		0000
	(n = 0-31)	15:0	_	_	_	_	_	_	_	_	_	_	_		C	2FIFOCI<4:0	0>		0000

PIC32MX5XX/6XX/7XX

egend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-47: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX675F512H, PIC32MX695F512H, PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup>

ess		0								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	ETHOON	31:16								PTV<	15:0>								0000
9000	ETHCON1	15:0	ON	FRZ	SIDL	_	_	_	TXRTS	RXEN	AUTOFC	_	_	MANFC	_	_	_	BUFCDEC	0000
9010	ETHCON2	31:16	_	_	_	_	_	_	_	_	-	_	-	_	_	_	_	_	0000
9010	LITICONZ	15:0	_	_	_		_			R	XBUFSZ<6:0	<b> &gt;</b>			_	_	_	_	0000
9020	ETHTXST	31:16								TXSTADE	R<31:16>								0000
0020		15:0							TXSTADI								_	_	0000
9030	ETHRXST	31:16		RXSTADDR<15:2>															0000
		15:0		RXSTADDR<15:2>															0000
9040	ETHHT0	31:16																	0000
		15:0																	0000
9050	ETHHT1	31:16								HT<6	3:32>								0000
		15:0																	
9060	ETHPMM0	31:16 15:0								PMM•	<31:0>								0000
		31:16																	0000
9070	ETHPMM1	15:0								PMM<	63:32>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9080	ETHPMCS	15:0								PMCS	<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9090	ETHPMO	15:0								PMO-	<15:0>							ı	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
90A0	ETHRXFC	15:0	HTEN	MPEN	_	NOTPM		PMMOI	DE<3:0>		CRC ERREN	CRC OKEN	RUNT ERREN	RUNTEN	UCEN	NOT MEEN	MCEN	BCEN	0000
OORO	ETHRXWM	31:16	_	_	_	_	_	_	_	_		•		RXFW	M<7:0>	•	•	•	0000
9000	ETHKAVVIVI	15:0	_	_	_	_	_	_	_	_				RXEW	'M<7:0>				0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
90C0	ETHIEN	15:0	_	TX BUSEIE	RX BUSEIE	_	_	_	EW MARKIE	FW MARKIE	RX DONEIE	PK TPENDIE	RX ACTIE	_	TX DONEIE	TX ABORTIE	RX BUFNAIE	RX OVFLWIE	0000
90D0	ETHIRQ	31:16	_	-	_		-	_	_	-	-	_	_	_	_	_	_	_	0000
Legend		15:0	_	TXBUSE	RXBUSE implemented,		_	_	EWMARK	FWMARK	RXDONE	PKTPEND	RXACT	_	TXDONE	TXABORT	RXBUFNA	RXOVFLW	0000

All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET Note and INV Registers" for more information.

<sup>2:</sup> Reset values default to the factory programmed value.

DS61156B-page 102

TABLE 4-47: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX675F512H, PIC32MX695F512H, PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup> (CONTINUED)

ess										В	its		•						
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
90E0	ETHSTAT	31:16	_	_	_	_	_	_	_					BUFC	NT<7:0>			_	0000
- 0020	211101111	15:0	_	_	_	_		_	_		BUSY	TXBUSY	RXBUSY	_	_	_	_	_	0000
9100	ETH RXOV-	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3100	FLOW	15:0								RXOVFLW	CNT<15:0>								0000
9110	ETH	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3110	FRMTXOK	15:0								FRMTXOK	CNT<15:0>								0000
9120	ETH	31:16	_	_	_	_	_		_	ı	_	_	_	_	_	_	_	_	0000
3120	SCOLFRM	15:0								SCOLFRM	CNT<15:0>								0000
9130	ETH	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3130	MCOLFRM	15:0								MCOLFRM	CNT<15:0>								0000
9140	ETH	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3140	FRMRXOK	15:0								FRMRXOK	CNT<15:0>								0000
9150	ETH	31:16	_	_	_	_	_		_	ı	-		_	_	_	_	_	_	0000
3130	FCSERR	15:0								FCSERRO	NT<15:0>								0000
9160	ETH	31:16	_	_	_	_	_	1	_	1		-	_	_	_	_	_	_	0000
0100	ALGNERR	15:0								ALGNERR	CNT<15:0>								0000
	EMACx	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
9200	CFG1	15:0	SOFT RESET	SIM RESET	_	_	RESET RMCS	RESET RFUN	RESET TMCS	RESET TFUN	-	-	_	LOOPBACK	TXPAUSE	RXPAUSE	PASSALL	RXENABLE	800D
	EMACx	31:16	_	_	_	_	_	1	_	1	_	_	_	_	_	_	_	_	0000
9210	CFG2	15:0	_	EXCESS DFR	BP NOBKOFF	NOBKOFF	_	-	LONGPRE	PUREPRE	AUTOPAD	VLANPAD	PAD ENABLE	CRC ENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX	4082
9220	EMACx	31:16	_	_	_	_	_	1	_	1	_	_	_	_	_	_	_	_	0000
9220	IPGT	15:0	-	_	_	_	-		_	ı	-			B	2BIPKTGP<6	:0>			0012
9230	EMACx	31:16	-	_	_	_	-		_	ı	-	ı	_	=	_	_	_	_	0000
3230	IPGR	15:0	_			NB2	BIPKTGP1<	6:0>			_			NB:	2BIPKTGP2<	6:0>			0C12
9240	EMACx	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
9240	CLRT	15:0	_	_			CWINDO	OW<5:0>			_	_	_	_		RET	<<3:0>		370F
9250	EMACx	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
9230	MAXF	15:0								MACMA	XF<15:0>								05EE

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Reset values default to the factory programmed value.

TABLE 4-47: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX675F512H, PIC32MX695F512H, PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F512L, AND PIC32MX795F512L DEVICES<sup>(1)</sup> (CONTINUED)

ess		•								В	its								S
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	EMACx	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
9260	SUPP	15:0	_	_	_	_	RESET RMII	_	_	SPEED RMII	_	_	_	_	_	_	_	_	1000
9270	EMACx	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9270	TEST	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	TESTBP	TESTPAUSE	SHRTQNTA	0000
	EMACx	31:16	-	_	_	_	_	_	_	_	ı	_	_	_	_	_	_	_	0000
9280	MCFG	15:0	RESET MGMT	_	_	-	_	-	_	_	-	_		CLKSE	:L<3:0>		NOPRE	SCANINC	0020
9290	EMACx	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9290	MCMD	15:0	_	_	_	_	_	_	_	_	1	_	_	_	_	_	SCAN	READ	0000
92A0	EMACx	31:16	_	_	_	_	_	-	_		ı	_	_	-	_	_	_	_	0000
32A0	MADR	15:0		_	_		Р	HYADDR<4:0	)>		_	_	_		R	REGADDR<4:	0>		0100
92B0	EMACx	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0250	MWTD	15:0								MWTD	<15:0>								0000
92C0	EMACx	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	MRDD	15:0							•	MRDD	<15:0>					•			0000
92D0	EMACx	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	MIND	15:0		_	_		_		_		_	_	_	_	LINKFAIL	NOTVALID	SCAN	MIIMBUSY	0000
9300	EMACx SA0 <sup>(2)</sup>	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
	SAU	15:0		l	1	STNADD	)R6<7:0>		1			ı	1		DR5<7:0>	1	I	ı	xxxx
9310	EMACx SA1 <sup>(2)</sup>	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
	5A1(-)	15:0		l	1	STNADD	)R4<7:0>		1			ı	1		DR3<7:0>	1	I	ı	xxxx
9320	EMACx SA2 <sup>(2)</sup>	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	xxxx
		15:0	m value en D		:	STNADD		an abaum ia l						STNADE	DR1<7:0>				xxxx

Note 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

<sup>2:</sup> Reset values default to the factory programmed value.

NOTES:

#### 5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Program Memory" (DS61121) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC32MX5XX/6XX/7XX devices contain an internal Flash program memory for executing user code. There are three methods by which the user can program this memory:

- 1. Run-Time Self Programming (RTSP)
- 2. EJTAG Programming
- 3. In-Circuit Serial Programming™ (ICSP™)

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 5.** "Flash Program Memory" (DS61121) in the "PIC32MX Family Reference Manual".

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the "PIC32MX Flash Programming Specification" (DS61145), which can be downloaded from the Microchip web site.

© 2009 Microchip Technology Inc. Preliminary DS61156B-page 105

**NOTES:** 

### 6.0 RESETS

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Resets" (DS61118) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources:

• POR: Power-on Reset

MCLR: Master Clear Reset Pin

· SWR: Software Reset


• WDTR: Watchdog Timer Reset

• BOR: Brown-out Reset

· CMR: Configuration Mismatch Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM



© 2009 Microchip Technology Inc. Preliminary DS61156B-page 107

NOTES:

#### 7.0 INTERRUPT CONTROLLER

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupt Controller" (DS61108) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC32MX5XX/6XX/7XX devices generate interrupt requests in response to interrupt events from peripheral modules. The interrupt control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX5XX/6XX/7XX interrupt module includes the following features:

- Up to 96 Interrupt Sources
- Up to 64 Interrupt Vectors
- · Single and Multi-Vector mode Operations
- Five External Interrupts with Edge Polarity Control
- · Interrupt Proximity Timer
- · Module Freeze in Debug mode
- Seven User-Selectable Priority Levels for each Vector
- Four User-Selectable Subpriority Levels within each Priority
- Dedicated Shadow Set for User-Selectable Priority Level
- Software can Generate any Interrupt
- User-Configurable Interrupt Vector Table Location
- · User-Configurable Interrupt Vector Spacing

FIGURE 7-1: INTERRUPT CONTROLLER MODULE




TABLE 7-1: INTERRUPT IRQ, VECTOR, AND BIT LOCATION

Interrupt Source <sup>(1)</sup>	IRQ	Vector Number	Interrupt Bit Location					
			Flag	Enable	Priority	Sub-Priority		
Highest Natural Order Priority								
CT – Core Timer Interrupt	0	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>		
CS0 – Core Software Interrupt 0	1	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>		
CS1 – Core Software Interrupt 1	2	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>		
INT0 – External Interrupt 0	3	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>		
T1 – Timer1	4	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>		
IC1 – Input Capture 1	5	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>		
OC1 - Output Compare 1	6	6	IFS0<6>	IEC0<6>	IPC1<20:18>	IPC1<17:16>		
INT1 – External Interrupt 1	7	7	IFS0<7>	IEC0<7>	IPC1<28:26>	IPC1<25:24>		
T2 – Timer2	8	8	IFS0<8>	IEC0<8>	IPC2<4:2>	IPC2<1:0>		
IC2 – Input Capture 2	9	9	IFS0<9>	IEC0<9>	IPC2<12:10>	IPC2<9:8>		
OC2 – Output Compare 2	10	10	IFS0<10>	IEC0<10>	IPC2<20:18>	IPC2<17:16>		
INT2 – External Interrupt 2	11	11	IFS0<11>	IEC0<11>	IPC2<28:26>	IPC2<25:24>		
T3 – Timer3	12	12	IFS0<12>	IEC0<12>	IPC3<4:2>	IPC3<1:0>		
IC3 – Input Capture 3	13	13	IFS0<13>	IEC0<13>	IPC3<12:10>	IPC3<9:8>		
OC3 - Output Compare 3	14	14	IFS0<14>	IEC0<14>	IPC3<20:18>	IPC3<17:16>		
INT3 – External Interrupt 3	15	15	IFS0<15>	IEC0<15>	IPC3<28:26>	IPC3<25:24>		
T4 – Timer4	16	16	IFS0<16>	IEC0<16>	IPC4<4:2>	IPC4<1:0>		
IC4 - Input Capture 4	17	17	IFS0<17>	IEC0<17>	IPC4<12:10>	IPC4<9:8>		
OC4 - Output Compare 4	18	18	IFS0<18>	IEC0<18>	IPC4<20:18>	IPC4<17:16>		
INT4 – External Interrupt 4	19	19	IFS0<19>	IEC0<19>	IPC4<28:26>	IPC4<25:24>		
T5 – Timer5	20	20	IFS0<20>	IEC0<20>	IPC5<4:2>	IPC5<1:0>		
IC5 – Input Capture 5	21	21	IFS0<21>	IEC0<21>	IPC5<12:10>	IPC5<9:8>		
OC5 - Output Compare 5	22	22	IFS0<22>	IEC0<22>	IPC5<20:18>	IPC5<17:16>		
SPI1E – SPI1 Fault	23	23	IFS0<23>	IEC0<23>	IPC5<28:26>	IPC5<25:24>		
SPI1RX – SPI1 Receive Done	24	23	IFS0<24>	IEC0<24>	IPC5<28:26>	IPC5<25:24>		
SPI1TX – SPI1 Transfer Done	25	23	IFS0<25>	IEC0<25>	IPC5<28:26>	IPC5<25:24>		
U1AE – UART1A Error								
SPI1AE – SPI1A Fault	26	24	IFS0<26>	IEC0<26>	IPC6<4:2>	IPC6<1:0>		
I2C1AB – I2C1A Bus Collision Event								
U1ARX – UART1A Receiver								
SPI1ARX – SPI1A Receive Done	27	24	IFS0<27>	IEC0<27>	IPC6<4:2>	IPC6<1:0>		
I2C1AS – I2C1A Slave Event								
U1ATX – UART1A Transmitter								
SPI1ATX – SPI1A Transfer Done	28	24	IFS0<28>	IEC0<28>	IPC6<4:2>	IPC6<1:0>		
I2C1AM – I2C1A Master Event								
I2C1B – I2C1 Bus Collision Event	29	25	IFS0<29>	IEC0<29>	IPC6<12:10>	IPC6<9:8>		
I2C1S – I2C1 Slave Event	30	25	IFS0<30>	IEC0<30>	IPC6<12:10>	IPC6<9:8>		

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX Features" for the list of available peripherals.

TABLE 7-1: INTERRUPT IRQ, VECTOR, AND BIT LOCATION (CONTINUED)

Interrupt Source <sup>(1)</sup>	IRQ	Vector Number	Interrupt Bit Location			
			Flag	Enable	Priority	Sub-Priority
I2C1M – I2C1 Master Event	31	25	IFS0<31>	IEC0<31>	IPC6<12:10>	IPC6<9:8>
CN – Input Change Interrupt	32	26	IFS1<0>	IEC1<0>	IPC6<20:18>	IPC6<17:16>
AD1 – ADC1 Convert Done	33	27	IFS1<1>	IEC1<1>	IPC6<28:26>	IPC6<25:24>
PMP – Parallel Master Port	34	28	IFS1<2>	IEC1<2>	IPC7<4:2>	IPC7<1:0>
CMP1 – Comparator Interrupt	35	29	IFS1<3>	IEC1<3>	IPC7<12:10>	IPC7<9:8>
CMP2 – Comparator Interrupt	36	30	IFS1<4>	IEC1<4>	IPC7<20:18>	IPC7<17:16>
U2AE – UART2A Error SPI2AE – SPI2A Fault I2C2AB – I2C2A Bus Collision Event	37	31	IFS1<5>	IEC1<5>	IPC7<28:26>	IPC7<25:24>
U2ARX – UART2A Receiver SPI2ARX – SPI2A Receive Done I2C2AS – I2C2A Slave Event	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>
U2ATX – UART2A Transmitter SPI2ATX – SPI2A Transfer Done IC2AM – I2C2A Master Event	39	31	IFS1<7>	IEC1<7>	IPC7<28:26>	IPC7<25:24>
U3AE – UART3A Error SPI3AE – SPI3A Fault I2C3AB – I2C3A Bus Collision Event	40	32	IFS1<8>	IEC1<8>	IPC8<4:2>	IPC8<1:0>
U3ARX – UART3A Receiver SPI3ARX – SPI3A Receive Done I2C3AS – I2C3A Slave Event	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>
U3ATX – UART3A Transmitter SPI3ATX – SPI3A Transfer Done IC3AM – I2C3A Master Event	42	32	IFS1<10>	IEC1<10>	IPC8<4:2>	IPC8<1:0>
I2C2B – I2C2 Bus Collision Event	43	33	IFS1<11>	IEC1<11>	IPC8<12:10>	IPC8<9:8>
I2C2S - I2C2 Slave Event	44	33	IFS1<12>	IEC1<12>	IPC8<12:10>	IPC8<9:8>
I2C2M – I2C2 Master Event	45	33	IFS1<13>	IEC1<13>	IPC8<12:10>	IPC8<9:8>
FSCM – Fail-Safe Clock Monitor	46	34	IFS1<14>	IEC1<14>	IPC8<20:18>	IPC8<17:16>
RTCC – Real-Time Clock	47	35	IFS1<15>	IEC1<15>	IPC8<28:26>	IPC8<25:24>
DMA0 - DMA Channel 0	48	36	IFS1<16>	IEC1<16>	IPC9<4:2>	IPC9<1:0>
DMA1 – DMA Channel 1	49	37	IFS1<17>	IEC1<17>	IPC9<12:10>	IPC9<9:8>
DMA2 – DMA Channel 2	50	38	IFS1<18>	IEC1<18>	IPC9<20:18>	IPC9<17:16>
DMA3 – DMA Channel 3	51	39	IFS1<19>	IEC1<19>	IPC9<28:26>	IPC9<25:24>
DMA4 – DMA Channel 4	52	40	IFS1<20>	IEC1<20>	IPC10<4:2>	IPC10<1:0>
DMA5 – DMA Channel 5	53	41	IFS1<21>	IEC1<21>	IPC10<12:10>	IPC10<9:8>
DMA6 - DMA Channel 6	54	42	IFS1<22>	IEC1<22>	IPC10<20:18>	IPC10<17:16>
DMA7 – DMA Channel 7	55	43	IFS1<23>	IEC1<23>	IPC10<28:26>	IPC10<25:24>
FCE - Flash Control Event	56	44	IFS1<24>	IEC1<24>	IPC11<4:2>	IPC11<1:0>
USB – USB Interrupt	57	45	IFS1<25>	IEC1<25>	IPC11<12:10>	IPC11<9:8>
CAN1 – Control Area Network 1	58	46	IFS1<26>	IEC1<26>	IPC11<20:18>	IPC11<17:16>
CAN2 – Control Area Network 2	59	47	IFS1<27>	IEC1<27>	IPC11<28:26>	IPC11<25:24>
ETH – Ethernet Interrupt	60	48	IFS1<28>	IEC1<28>	IPC12<4:2>	IPC12<1:0>

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX Features" for the list of available peripherals.

TABLE 7-1: INTERRUPT IRQ, VECTOR, AND BIT LOCATION (CONTINUED)

Interrupt Source <sup>(1)</sup>	IRQ	Vector Number	Interrupt Bit Location				
			Flag	Enable	Priority	Sub-Priority	
IC1E – Input Capture 1 Error	61	5	IFS1<29>	IEC1<29>	IPC1<12:10>	IPC1<9:8>	
IC2E – Input Capture 2 Error	62	9	IFS1<30>	IEC1<30>	IPC2<12:10>	IPC2<9:8>	
IC3E – Input Capture 3 Error	63	13	IFS1<31>	IEC1<31>	IPC3<12:10>	IPC3<9:8>	
IC4E – Input Capture 4 Error	64	17	IFS2<0>	IEC2<0>	IPC4<12:10>	IPC4<9:8>	
IC4E – Input Capture 5 Error	65	21	IFS2<1>	IEC2<1>	IPC5<12:10>	IPC5<9:8>	
PMPE – Parallel Master Port Error	66	28	IFS2<2>	IEC2<2>	IPC7<4:2>	IPC7<1:0>	
U1BE – UART1B Error	67	49	IFS2<3>	IEC2<3>	IPC12<12:10>	IPC12<9:8>	
U1BRX – UART1B Receiver	68	49	IFS2<4>	IEC2<4>	IPC12<12:10>	IPC12<9:8>	
U1BTX – UART1B Transmitter	69	49	IFS2<5>	IEC2<5>	IPC12<12:10>	IPC12<9:8>	
U2BE – UART2B Error	70	50	IFS2<6>	IEC2<6>	IPC12<20:18>	IPC12<17:16>	
U2BRX – UART2B Receiver	71	50	IFS2<7>	IEC2<7>	IPC12<20:18>	IPC12<17:16>	
U2BTX – UART2B Transmitter	72	50	IFS2<8>	IEC2<8>	IPC12<20:18>	IPC12<17:16>	
U3BE – UART3B Error	73	51	IFS2<9>	IEC2<9>	IPC12<28:26>	IPC12<25:24>	
U3BRX – UART3B Receiver	74	51	IFS2<10>	IEC2<10>	IPC12<28:26>	IPC12<25:24>	
U3BTX – UART3B Transmitter	75	51	IFS2<11>	IEC2<11>	IPC12<28:26>	IPC12<25:24>	
(Reserved)	_	_	_	_	_	_	
Lowest Natural Order Priority							

**Note 1:** Not all interrupt sources are available on all devices. See TABLE 1: "**PIC32MX Features**" for the list of available peripherals.


### 8.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Oscillator Configuration" (DS61112) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX5XX/6XX/7XX oscillator system has the following modules and features:

- A Total of Four External and Internal Oscillator Options as Clock Sources
- On-chip PLL with User-Selectable Input Divider, Multiplier, and Output Divider to Boost Operating Frequency on Select Internal and External Oscillator Sources
- On-chip User-Selectable Divisor Postscaler on Select Oscillator Sources
- Software-controllable Switching Between Various Clock Sources
- A Fail-Safe Clock Monitor (FSCM) that Detects Clock Failure and Permits Safe Application Recovery or Shutdown
- Dedicated On-chip PLL for USB Peripheral

#### FIGURE 8-1: PIC32MX5XX/6XX/7XX FAMILY CLOCK DIAGRAM



#### 9.0 PREFETCH CACHE


Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Prefetch Cache" (DS61119) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to 4.0 "Memory Organization" in this data sheet for device-specific register and bit information. Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching.

#### 9.1 Features

- 16 Fully Associative Lockable Cache Lines
- 16-byte Cache Lines
- Up to four Cache Lines Allocated to Data
- Two Cache Lines with Address Mask to Hold Repeated Instructions
- Pseudo LRU Replacement Policy
- · All Cache Lines are Software Writable
- 16-byte Parallel Memory Fetch
- Predictive Instruction Prefetch

#### FIGURE 9-1: PREFETCH MODULE BLOCK DIAGRAM



## 10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Memory Access (DMA) Controller" (DS61117) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The PIC32MX Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32MX (such as Peripheral Bus (PBUS) devices: SPI, UART,  $I^2C^{TM}$ , etc.) or memory itself.

Following are some of the key features of the DMA controller module:

- · Four Identical Channels, each featuring:
  - Auto-Increment Source and Destination Address Registers
  - Source and Destination Pointers
  - Memory to Memory and Memory to Peripheral Transfers

- Automatic Word-Size Detection:
  - Transfer Granularity, down to byte level
  - Bytes need not be word-aligned at source and destination
- · Fixed Priority Channel Arbitration
- Flexible DMA Channel Operating modes:
  - Manual (software) or automatic (interrupt) DMA requests
  - One-Shot or Auto-Repeat Block Transfer modes
  - Channel-to-channel chaining
- Flexible DMA Requests:
  - A DMA request can be selected from any of the peripheral interrupt sources
  - Each channel can select any (appropriate) observable interrupt as its DMA request source
  - A DMA transfer abort can be selected from any of the peripheral interrupt sources
  - Pattern (data) match transfer termination
- Multiple DMA Channel Status Interrupts:
  - DMA channel block transfer complete
  - Source empty or half empty
  - Destination full or half-full
  - DMA transfer aborted due to an external event
  - Invalid DMA address generated
- DMA Debug Support Features:
  - Most recent address accessed by a DMA channel
  - Most recent DMA channel to transfer data
- CRC Generation Module:
  - CRC module can be assigned to any of the available channels
  - CRC module is highly configurable

#### FIGURE 10-1: DMA BLOCK DIAGRAM



### 11.0 USB ON-THE-GO (OTG)

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB OnThe-Go (OTG)" (DS61126) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device, or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCl or OHCl controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32MX USB OTG module is presented in Figure 11-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers, and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.


The PIC32MX USB module includes the following features:

- USB Full-Speed Support for Host and Device
- · Low-Speed Host Support
- USB OTG Support
- Integrated Signaling Resistors
- Integrated Analog Comparators for VBUS Monitoring
- · Integrated USB Transceiver
- Transaction Handshaking Performed by Hardware

obligations.

- Endpoint Buffering Anywhere in System RAM
- Integrated DMA to Access System RAM and Flash

Note: IMPORTANT! The implementation and use of the USB specifications, as well as other third-party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing



DS61156B-page 120 Preliminary

#### 12.0 I/O PORTS

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports" (DS61120) in the "PIC32MX Family Reference Manual", which is available Microchip the (www.microchip.com/PIC32).

> 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


General purpose I/O pins are the simplest of peripherals. They allow the PIC® MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

Following are some of the key features of this module:

- Individual Output Pin Open-drain Enable/Disable
- Individual Input Pin Weak Pull-up Enable/Disable
- Monitor Selective Inputs and Generate Interrupt when Change in Pin State is Detected
- · Operation during CPU Sleep and Idle modes
- Fast Bit Manipulation using CLR, SET, and INV Registers

Figure 12-1 shows a block diagram of a typical multiplexed I/O port.

#### **FIGURE 12-1: BLOCK DIAGRAM OF A TYPICAL MULTIPLEXED PORT STRUCTURE**



for any specific port/peripheral combination may be different than it is shown here.

#### 12.1 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT, and PORT) that are directly associated with their operation.

TRIS is a data direction or tri-state control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1 configures the corresponding I/O pin as an input; setting a TRISx register bit = 0 configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx latch register holds the data written to either the LATx or PORTx registers. Reading the LATx latch register reads the last value written to the corresponding PORT or latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros.

#### 12.1.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

To set PORTC bit 0, write to the LATSET register:

LATCSET =  $0 \times 0001$ ;

To clear PORTC bit 0, write to the LATCLR register:

LATCCLR =  $0 \times 0001$ ;

To toggle PORTC bit 0, write to the LATINV register:

LATCINV =  $0 \times 0001$ ;

Note:

Using a PORTxINV register to toggle a bit is recommended because the operation is performed in hardware atomically, using fewer instructions as compared to the traditional read-modify-write method shown below:

PORTC ^= 0x0001;

#### 12.1.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the AD1PCFG register = 1 enables the pin as a digital pin.

The maximum input voltage allowed on the input pins is the same as the maximum VIH specification. Refer to **Section 31.0 "Electrical Characteristics"** for VIH specification details.

Note:

Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

#### 12.1.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and comparator modules. Setting the corresponding bits in the AD1PCFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level (VOH or VOL) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'. The AD1PCFG Register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

#### 12.1.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open drain outputs by setting the corresponding bits in the ODCx Open-Drain Configuration register.

The open-drain feature allows generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "Pin Diagrams" section for the available pins and their functionality.

#### 12.1.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the comparator reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.

#### 13.0 TIMER1

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS61105) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to 4.0 "Memory Organization" in this data sheet for device-specific register and bit information. This family of PIC32MX devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (Sosc) for real-time clock applications. The following modes are supported:

- · Synchronous Internal Timer
- · Synchronous Internal Gated Timer
- · Synchronous External Timer
- · Asynchronous External Timer

#### 13.1 Additional Supported Features

- Selectable Clock Prescaler
- Timer Operation during CPU Idle and Sleep mode
- Fast Bit Manipulation using CLR, SET and INV Registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC).

FIGURE 13-1: TIMER1 BLOCK DIAGRAM<sup>(1)</sup>



Note 1: The default state of the SOSCEN (OSCCON<1>) during a device Reset is controlled by the FSOSCEN bit in Configuration Word DEVCFG1.

#### 14.0 TIMER2/3, TIMER4/5

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS61105) of the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This family of PIC32MX devices features four synchronous 16-bit timers (default) that can operate as a free-running interval timer for various timing applications and counting external events. The following modes are supported:

- · Synchronous Internal 16-bit Timer
- · Synchronous Internal 16-bit Gated Timer
- · Synchronous External 16-bit Timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- · Synchronous Internal 32-bit Timer
- Synchronous Internal 32-bit Gated Timer
- · Synchronous External 32-bit Timer

In this chapter, references to registers TxCON, TMRx, and PRx use 'x' to represent Timer2 through 5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or 4; 'y' represents Timer3 or 5.

#### 14.1 Additional Supported Features

- · Selectable Clock Prescaler
- · Timers Operational during CPU Idle
- Time Base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC Event Trigger (Timer3 only)
- Fast Bit Manipulation using CLR, SET and INV Registers

FIGURE 14-1: TIMER2, 3, 4, 5 BLOCK DIAGRAM (16-BIT)





FIGURE 14-2: TIMER2/3, 4/5 BLOCK DIAGRAM (32-BIT)



**Note 1:** In this diagram, the use of "x' in registers TxCON, TMRx, PRx, TxCK refers to either Timer2 or Timer4; the use of 'y' in registers TyCON, TMRy, PRy, TyIF refers to either Timer3 or Timer5.

- 2: TxCK pins are not available on 64-pin devices.
- 3: ADC event trigger is available only on the Timer2/3 pair.

#### 15.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS61122) of the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement.

The input capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The following events cause capture events:

- 1. Simple Capture Event modes
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin


- 2. Capture timer value on every edge (rising and falling)
- 3. Capture timer value on every edge (rising and falling), specified edge first.
- 4. Prescaler Capture Event modes
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device Wake-up from Capture Pin during CPU Sleep and Idle modes
- Interrupt on Input Capture Event
- · 4-word FIFO Buffer for Capture Values Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input Capture can also be used to provide additional sources of External Interrupts

**FIGURE 15-1:** INPUT CAPTURE BLOCK DIAGRAM



#### 16.0 OUTPUT COMPARE


Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Capture" (DS61111) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information. The Output Compare module (OCMP) is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the OCMP module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the OCMP module generates an event based on the selected mode of operation.

The following are some of the key features:

- Multiple Output Compare Modules in a Device
- Programmable Interrupt Generation on Compare Event
- · Single and Dual Compare modes
- Single and Continuous Output Pulse Generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault Detection and Automatic Output Disable
- Programmable Selection of 16-bit or 32-bit Time Bases.
- Can Operate from Either of Two Available 16-bit Time Bases or a Single 32-bit Time Base.

#### FIGURE 16-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels 1 through 5.
  - 2: The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel.
  - 3: Each output compare channel can use one of two selectable 16-bit time bases or a single 32-bit timer base.

## 17.0 SERIAL PERIPHERAL INTERFACE (SPI)


- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS61106) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The PIC32MX SPI module is compatible with Motorola® SPI and SIOP interfaces.

Following are some of the key features of this module:

- · Master and Slave modes Support
- · Four Different Clock Formats
- Enhanced Framed SPI Protocol Support
- User Configurable 8-bit, 16-bit and 32-bit Data Width
- Separate SPI FIFO Buffers for Receive and Transmit
  - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable Interrupt Event on Every 8-bit, 16-bit, and 32-bit Data Transfer
- Operation during CPU Sleep and Idle mode
- Fast Bit Manipulation using CLR, SET, and INV Registers

FIGURE 17-1: SPI MODULE BLOCK DIAGRAM



### 18.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C™)


- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit" (DS61116) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The  $I^2C$  module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard. Figure 18-1 shows the  $I^2C$  module block diagram.

Each I<sup>2</sup>C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C Interface Supporting both Master and Slave Operation
- I<sup>2</sup>C Slave mode Supports 7 and 10-bit Address
- I<sup>2</sup>C Master mode Supports 7 and 10-bit Address
- I<sup>2</sup>C Port allows Bidirectional Transfers between Master and Slaves
- Serial Clock Synchronization for I<sup>2</sup>C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control)
- I<sup>2</sup>C Supports Multi-master Operation; Detects Bus Collision and Arbitrates Accordingly
- · Provides Support for Address Bit Masking



# 19.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note

- 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS61107) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
- 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The UART module is one of the serial I/O modules available in PIC32MX5XX/6XX/7XX family devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols such as RS-232, RS-485, LIN 1.2 and IrDA®. The module also supports the hardware flow control option, with UxCTS and UxRTS pins, and also includes an IrDA encoder and decoder.

The primary features of the UART module are:

- Full-duplex, 8-bit or 9-bit Data Transmission
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop Bits
- Hardware Auto-baud Feature
- · Hardware Flow Control Option
- Fully Integrated Baud Rate Generator (BRG) with 16-bit Prescaler
- Baud Rates Ranging from 76 bps to 20 Mbps at 80 MHz
- 8-level-deep First-In-First-Out (FIFO) Transmit Data Buffer
- 8-level-deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for Interrupt Only on Address Detect (9th bit = 1)
- Separate Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- LIN 1.2 Protocol Support
- IrDA Encoder and Decoder with 16x Baud Clock Output for External IrDA Encoder/Decoder Support

Figure 19-1 shows a simplified block diagram of the UART.

FIGURE 19-1: UART SIMPLIFIED BLOCK DIAGRAM




Figure 19-2 and Figure 19-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 19-2: UART RECEPTION





FIGURE 19-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



### 20.0 PARALLEL MASTER PORT (PMP)

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS61128) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.


The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices, and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable.

Key features of the PMP module include:

- · 8-bit. 16-bit Interface
- Up to 16 Programmable Address Lines
- · Up to Two Chip Select Lines
- · Programmable Strobe Options
  - Individual read and write strobes, or
  - Read/write strobe with enable strobe
- Address Auto-increment/Auto-decrement
- Programmable Address/Data Multiplexing
- · Programmable Polarity on Control Signals
- · Parallel Slave Port Support
  - Legacy addressable
  - Address support
  - 4-byte deep auto-incrementing buffer
- · Programmable Wait States
- · Operate during CPU Sleep and Idle modes
- Fast Bit Manipulation using CLR, SET and INV Registers
- · Freeze Option for In-Circuit Debugging

**Note:** On 64-pin devices, data pins PMD<15:8> are not available.

FIGURE 20-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES



## 21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock Calendar (RTCC)" and (DS61125) in the "PIC32MX Family Reference Manual", which is available the Microchip from web (www.microchip.com/PIC32).


> 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

Following are some of the key features of this module:

- · Time: Hours, Minutes and Seconds
- 24-Hour Format (Military Time)
- Visibility of One-Half-Second Period
- Provides Calendar: Weekday, Date, Month and Year
- Alarm Intervals are configurable for Half of a Second, One Second, 10 Seconds, One Minute, 10 Minutes, One Hour, One Day, One Week, One Month and One Year
- · Alarm Repeat with Decrementing Counter
- · Alarm with Indefinite Repeat: Chime
- Year Range: 2000 to 2099
- · Leap Year Correction
- BCD Format for Smaller Firmware Overhead
- Optimized for Long-Term Battery Operation
- Fractional Second Synchronization
- User Calibration of the Clock Crystal Frequency with Auto-Adjust
- Calibration Range: ±0.66 Seconds Error per Month
- · Calibrates up to 260 ppm of Crystal Error
- Requirements: External 32.768 kHz Clock Crystal
- Alarm Pulse or Seconds Clock Output on RTCC pin

FIGURE 21-1: RTCC BLOCK DIAGRAM



## 22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS61104) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX5XX/6XX/7XX 10-bit Analog-to-Digital (A/D) converter (or ADC) includes the following features:

- Successive Approximation Register (SAR) Conversion
- Up to 1 Msps Conversion Speed
- Up to 16 Analog Input Pins
- External Voltage Reference Input Pins

- One Unipolar, Differential Sample-and-Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- Selectable Conversion Trigger Source
- 16-word Conversion Result Buffer
- Selectable Buffer Fill modes
- Eight Conversion Result Format Options
- · Operation during CPU Sleep and Idle modes


A block diagram of the 10-bit ADC is shown in Figure 22-1. The 10-bit ADC has up to 16 analog input pins, designated AN0-AN15. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.

The analog inputs are connected through two multiplexers (MUXs) to one SHA. The analog input MUXs can be switched between two sets of analog inputs between conversions. Unipolar differential conversions are possible on all channels, other than the pin used as the reference, using a reference input pin (see Figure 22-1).


The Analog Input Scan mode sequentially converts user-specified channels. A control register specifies which analog input channels will be included in the scanning sequence.

The 10-bit ADC is connected to a 16-word result buffer. Each 10-bit result is converted to one of eight 32-bit output formats when it is read from the result buffer.

FIGURE 22-1: ADC1 MODULE BLOCK DIAGRAM



#### FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



## 23.0 CONTROLLER AREA NETWORK (CAN)

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 34. "Controller Area Network (CAN)" in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Controller Area Network (CAN) module supports the following key features:

- Standards Compliance:
  - Full CAN 2.0B compliance
  - Programmable bit rate up to 1 Mbps
- · Message Reception and Transmission:
  - 32 message FIFOs

- Each FIFO can have up to 32 messages for a total of 1024 messages
- FIFO can be a transmit message FIFO or a receive message FIFO
- User-defined priority levels for message FIFOs used for transmission
- 32 acceptance filters for message filtering
- Four acceptance filter mask registers for message filtering
- Automatic response to Remote Transmit Request
- DeviceNet™ addressing support
- · Additional Features:
  - Loopback, Listen All Messages and Listen Only modes for self-test, system diagnostics, and bus monitoring
  - Low-power operating modes
  - CAN module is a bus master on the PIC32MX system bus
  - Use of DMA is not required
  - Dedicated time-stamp timer
  - Dedicated DMA channels
  - Data-only Message Reception mode

Figure 23-1 illustrates the general structure of the CAN module.

FIGURE 23-1: PIC32MX CAN MODULE BLOCK DIAGRAM



### 24.0 ETHERNET CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Ethernet Controller" in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Ethernet Controller is a bus master module that interfaces with an off-chip Physical Layer (PHY) to implement a complete Ethernet node in a system.

Following are some of the key features of this module:

- Supports 10/100 Mbps Data Transfer Rates
- Supports Full-Duplex and Half-Duplex Operation
- · Supports RMII and MII PHY Interface
- Supports MIIM PHY Management Interface
- Supports both Manual and Automatic Flow Control
- RAM Descriptor based DMA Operation for both Receive and Transmit Path
- · Fully Configurable Interrupts
- · Configurable Receive Packet Filtering
  - CRC Check
  - 64-byte Pattern Match
  - Broadcast, Multicast and Unicast packets
  - Magic Packet™
  - 64-bit Hash Table
  - Runt Packet
- Supports Packet Payload Checksum Calculation
- Supports Various Hardware Statistics Counters

Figure 24-1 shows a block diagram of the Ethernet Controller.

FIGURE 24-1: ETHERNET CONTROLLER BLOCK DIAGRAM



**NOTES:** 

#### 25.0 **COMPARATOR**

This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data 19. sheet. refer Section to (DS61110) in the "Comparator" "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The PIC32MX5XX/6XX/7XX analog comparator module contains two comparators that can be configured in a variety of ways.

Following are some of the key features of this module:

- · Selectable Inputs available include:
  - Analog inputs multiplexed with I/O pins
  - On-chip internal absolute voltage reference (IVREF)
  - Comparator voltage reference (CVREF)
- · Outputs can be Inverted
- · Selectable Interrupt Generation

A block diagram of the comparator module is shown in Figure 25-1.

#### **FIGURE 25-1: COMPARATOR BLOCK DIAGRAM**



2: Internally connected.

NOTES:

# 26.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS61109) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them.

A block diagram of the module is shown in Figure 26-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The comparator voltage reference has the following features:

- High and low range selection
- Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- Output can be connected to a pin

FIGURE 26-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



**NOTES:** 

### 27.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS61130) in the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This section describes power-saving features for the PIC32MX5XX/6XX/7XX. The PIC32MX devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power saving is controlled by software.

### 27.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK, and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- Sosc Run mode: the CPU is clocked from the Sosc clock source.

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at programmable fraction of the CPU clock (SYSCLK).

#### 27.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate.
  - Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers.
  - Peripherals continue to operate, but can optionally be individually disabled.

- Sosc Idle mode: the system clock is derived from the Sosc.
  - Peripherals continue to operate, but can optionally be individually disabled.
- LPRC Idle mode: the system clock is derived from the LPRC.
  - Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source, and any peripherals that operate from the system clock source, are halted.
  - Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

### 27.3 Power-Saving Operation

Peripherals and the CPU can be halted or disabled to further reduce power consumption.

#### 27.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- The CPU is halted.
- The system clock source is typically shut down.
   See Section 27.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection.
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode.
- The BOR circuit, if enabled, remains operative during Sleep mode.
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode.
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART, and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1, and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep.
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption.

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to current priority, the CPU will remain halted, but the PBCLK will start running and the device will enter into Idle mode.

#### 27.3.2 IDLE MODE

In the Idle mode, the CPU is halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is halted. Peripherals can be individually configured to halt when entering Idle by setting their respective SIDL bit. Latency when exiting Idle mode is very low due to the CPU oscillator source remaining active.

Notes: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in PB divisor ratio.

Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of CPU. If the priority of the interrupt event is lower than or equal to current priority of CPU, the CPU will remain halted and the device will remain in Idle mode.
- · On any form of device Reset
- · On a WDT time-out interrupt

### 27.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4, and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the Interrupt Controller, DMA, Bus Matrix, and Prefetch Cache are clocked directly from SYSCLK, as a result, they are not affected by PBCLK divisor changes.

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4, and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, Interrupt Controller, DMA, Bus Matrix, and Prefetch Cache are clocked directly from SYSCLK, as a result, they are not affected by PBCLK divisor changes

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements such as baud rate accuracy should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

### 28.0 SPECIAL FEATURES

Note:

This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "PIC32MX Family Reference Manual" (DS61132), which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX5XX/6XX/7XX devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Device Configuration
- · Watchdog Timer
- · JTAG Interface
- In-Circuit Serial Programming™ (ICSP™)

### 28.1 Configuration Bits

The Configuration bits can be programmed to select various device configurations.

#### REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

r-0	r-1	r-1	R/P-1	r-1	r-1	r-1	R/P-1
_	_	_	CP	_	_	_	BWP
bit 31							bit 24

r-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1	R/P-1
_	_	_	_		PWP	<7:4>	
bit 23							bit 16

R/P-1	R/P-1	R/P-1	R/P-1	r-1	r-1	r-1	r-1
	PWP<	<3:0>		_	_	_	_
bit 15							bit 8

r-1	r-1	r-1	r-1	R/P-1	r-1	R/P-1	R/P-1
_	_	_	_	ICESEL	_	DEBU	G<1:0>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31 Reserved: Write '0'
bit 30-29 Reserved: Write '1'
bit 28 CP: Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external

programming device.

1 = Protection disabled

0 = Protection enabled

bit 27-25 **Reserved:** Write '1'

bit 24 BWP: Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

1 = Boot Flash is writable 0 = Boot Flash is not writable

bit 23-20 **Reserved:** Write '1'

### REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 19-12 **PWP<7:0>:** Program Flash Write-Protect bits

Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the one's compliment of the number of write protected program Flash memory pages.

```
11111111 = Disabled
111111110 = 0xBD00_0FFF
111111101 = 0xBD00_1FFF
111111100 = 0xBD00_2FFF
11111011 = 0xBD00_3FFF
11111010 = 0xBD00_4FFF
11111001 = 0xBD00_5FFF
11111000 = 0xBD00_6FFF
11110111 = 0xBD00_7FFF
11110110 = 0xBD00_8FFF
11110101 = 0xBD00_9FFF
11110100 = 0xBD00_AFFF
11110011 = 0xBD00_BFFF
11110010 = 0xBD00_CFFF
11110001 = 0xBD00_DFFF
11110000 = 0xBD00_EFFF
111011111 = 0xBD00_FFFF
```

•

.

01111111 = 0xBD07\_FFFF

bit 11-4 Reserved: Write '1'

bit 3 ICESEL: In-Circuit Emulator/Debugger Communication Channel Select bit

1 = PGEC2/PGED2 pair is used 0 = PGEC1/PGED1 pair is used

bit 2 **Reserved:** Write '1'

bit 1-0 **DEBUG<1:0>:** Background Debugger Enable bits (forced to '11' if code-protect is enabled)

11 = Debugger disabled10 = Debugger enabled

01 = Reserved (same as '11' setting) 00 = Reserved (same as '11' setting)

#### REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
_	_	_	_	_	_	_	_
bit 31							bit 24

R/P-1	r-1	r-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FWDTEN	_	_			WDTPS<4:0>		
bit 23							bit 16

R/P-1	R/P-1	R/P-1	R/P-1	r-1	R/P-1	R/P-1	R/P-1
FCKS	M<1:0>	FPBDI	V<1:0>	_	OSCIOFNC	POSCN	/ID<1:0>
bit 15							bit 8

R/P-1	r-1	R/P-1	r-1	r-1	R/P-1	R/P-1	R/P-1
IESO	_	FSOSCEN	_	_		FNOSC<2:0>	
bit 7							bit 0

Legend:

 $R = Readable \ bit$   $W = Writable \ bit$   $P = Programmable \ bit$   $r = Reserved \ bit$ 

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-24 **Reserved:** Write '1'

bit 23 FWDTEN: Watchdog Timer Enable bit

1 = The WDT is enabled and cannot be disabled by software 0 = The WDT is not enabled; it can be enabled in software

bit 22-21 Reserved: Write '1'

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

10100 = 1:1048576

10011 = 1:524288

10010 = 1:262144

10001 = 1:131072

10000 = 1:65536

01111 = 1:32768

01110 = 1:16384

01101 = 1:8192

01100 = 1:4096

01011 = 1:2048

01010 = 1:1024

01010 = 1.102401001 = 1.512

01000 = 1:256

00111 = 1:128

00110 = 1:64

00101 = 1:32

00101 = 1:3200100 = 1:16

00011 = 1:8

00010 = 1:4

00001 = 1:2

00000 = 1:1

All other combinations not shown result in operation = '10100'

#### **REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)** bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits bit 13-12 11 = PBCLK is SYSCLK divided by 8 10 = PBCLK is SYSCLK divided by 4 01 = PBCLK is SYSCLK divided by 2 00 = PBCLK is SYSCLK divided by 1 bit 11 Reserved: Write '1' bit 10 **OSCIOFNC:** CLKO Enable Configuration bit 1 = CLKO output signal active on the OSCO pin; primary oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMD<1:0> = 11 OR 00) 0 = CLKO output disabled bit 9-8 POSCMD<1:0>: Primary Oscillator Configuration bits 11 = Primary oscillator disabled 10 = HS Oscillator mode selected 01 = XT Oscillator mode selected 00 = External Clock mode selected bit 7 IESO: Internal External Switchover bit 1 = Internal External Switchover mode enabled (Two-Speed Start-up enabled) 0 = Internal External Switchover mode disabled (Two-Speed Start-up disabled) bit 6 Reserved: Write '1' bit 5 **FSOSCEN:** Secondary Oscillator Enable bit 1 = Enable Secondary Oscillator 0 = Disable Secondary Oscillator Reserved: Write '1' bit 4-3 bit 2-0 FNOSC<2:0>: Oscillator Selection bits 000 = Fast RC Oscillator (FRC) 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL) 010 = Primary Oscillator (XT, HS, EC)<sup>(1)</sup> 011 = Primary Oscillator with PLL module (XT+PLL, HS+PLL, EC+PLL) 100 = Secondary Oscillator (Sosc) 101 = Low-Power RC Oscillator (LPRC) 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler 111 = Fast RC Oscillator with divide-by-N (FRCDIV) Note 1: Do not disable Posc (POSCMD = 00) when using this oscillator source.

#### **DEVCFG2: DEVICE CONFIGURATION WORD 2** REGISTER 28-3:

r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
_	_	_	_	_	_	_	_
bit 31							bit 24

r-1	r-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1
_	_	_	_	_	F	PLLODIV<2:0	>
bit 23							bit 16

R/P-1	r-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1
FUPLLEN	_	_	_	_	F	UPLLIDIV<2:0	>
bit 15							bit 8

r-1	R/P-1	R/P-1	R/P-1	r-1	R/P-1	R/P-1	R/P-1
_	F	PLLMULT<2:0	>	_	F	FPLLIDIV<2:0:	>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-19 Reserved: Write '1'

bit 18-16 FPLLODIV<2:0>: Default Postscaler for PLL bits

111 = PLL output divided by 256

110 = PLL output divided by 64

101 = PLL output divided by 32 100 = PLL output divided by 16

011 = PLL output divided by 8

010 = PLL output divided by 4

001 = PLL output divided by 2

000 = PLL output divided by 1

bit 15 FUPLLEN: USB PLL Enable bit

1 = Enable USB PLL

0 = Disable and bypass USB PLL

bit 14-11 Reserved: Write '1'

bit 10-8 FUPLLIDIV<2:0>: PLL Input Divider bits

111 = 12x divider

110 = 10x divider

101 = 6x divider

100 = 5x divider

011 = 4x divider

010 = 3x divider010 = 3x divider

001 = 2x divider

000 = 1x dividerbit 7 Reserved: Write '1'

### REGISTER 28-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

FPLLMULT<2:0>: PLL Multiplier bits bit 6-4 111 = 24x multiplier 110 = 21x multiplier 101 = 20x multiplier 100 = 19x multiplier 011 = 18x multiplier 010 = 17x multiplier 001 = 16x multiplier 000 = 15x multiplier bit 3 Reserved: Write '1' bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits 111 = 12x divider 110 = 10x divider 101 = 6x divider 100 = 5x divider011 = 4x divider 010 = 3x divider001 = 2x divider000 = 1x divider

#### REGISTER 28-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

R/P-1	R/P-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1
FVBUSIO	FUSBIDIO	_	_	_	FCANIO	FETHIO	FMIIEN
bit 31							bit 24

r-1	r-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1
_	_	_	_	_	F	SRSSEL<2:0:	>
bit 23							bit 16

R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	
USERID<15:8>								
bit 15							bit 8	

R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	
USERID<7:0>								
bit 7							bit 0	

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31 **FVBUSIO:** USB VBUS\_ON Selection bit

1 = VBUSON pin is controlled by the USB module 0 = VBUSON pin is controlled by the port function

bit 30 FUSBIDIO: USB USBID Selection bit

1 = USBID pin is controlled by the USB nodule 0 = USBID pin is controlled by the port function

bit 29-27 **Reserved:** Write '1'

bit 26 FCANIO: CAN I/O Pin Selection bit

1 = Default CAN I/O Pins 0 = Alternate CAN I/O Pins

bit 25 FETHIO: Ethernet I/O Pin Selection bit

1 = Default Ethernet I/O Pins0 = Alternate Ethernet I/O Pins

bit 24 FMIIEN: Ethernet MII Enable bit

1 = MII enabled 0 = RMII enabled

bit 23-19 Reserved: Write '1'

bit 18-16 FSRSSEL<2:0>: SRS Select bits

111 = Assign interrupt priority 7 to a shadow register set 110 = Assign interrupt priority 6 to a shadow register set

•

•

001 = Assign interrupt priority 1 to a shadow register set

000 = All interrupt priorities are assigned to a shadow register set

bit 15-0 USERID<15:0>: This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG

### REGISTER 28-5: DEVID: DEVICE AND REVISION ID REGISTER

R	R	R	R	R	R	R	R
	VER<	<3:0>		DEVID<27:24>			
bit 31							bit 24

R	R	R	R	R	R	R	R	
DEVID<23:16>								
bit 23							bit 16	

R	R	R	R	R	R	R	R
			DEVID<	<15:8>			
bit 15							bit 8

R	R	R	R	R	R	R	R	
DEVID<7:0>								
bit 7							bit 0	

Legend:

 $R = Readable \ bit$   $W = Writable \ bit$   $P = Programmable \ bit$   $r = Reserved \ bit$ 

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-28 **VER<3:0>:** Revision Identifier bits<sup>(1)</sup>

bit 27-0 **DEVID<27:0>:** Device ID<sup>(1)</sup>

Note: See the "PIC32MX Flash Programming Specification" (DS61145) for a list of Revision and Device ID values.

### 28.2 Watchdog Timer (WDT)


This section describes the operation of the WDT and Power-Up Timer of the PIC32MX5XX/6XX/7XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are some of the key features of the WDT module:

- · Configuration or software controlled
- · User-configurable time-out period
- · Can wake the device from Sleep or Idle

FIGURE 28-1: WATCHDOG AND POWER-UP TIMER BLOCK DIAGRAM



### 28.3 On-Chip Voltage Regulator

All PIC32MX5XX/6XX/7XX device's core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX5XX/6XX/7XX incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP/VDDCORE pin (Figure 28-2). This helps to maintain the stability of the regulator. The recommended value for the filer capacitor is provided in **Section 31.1** "**DC Characteristics**".

**Note:** It is important that the low-ESR capacitor is placed as close as possible to the VCAP/VDDCORE pin.

#### 28.3.1 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of TPWRT at device start-up. See **Section 31.0** "Electrical Characteristics" for more information on TPU AND TPWRT.


#### 28.3.2 ON-CHIP REGULATOR AND BOR

PIC32MX5XX/6XX/7XX devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in **Section 31.1 "DC Characteristics"**.

#### 28.3.3 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

## FIGURE 28-2: CONNECTIONS FOR THE ON-CHIP REGULATOR



- Note 1: These are typical operating voltages. Refer to Section 31.1 "DC Characteristics" for the full operating ranges of VDD and VDDCORE.
  - 2: It is important that the low-ESR capacitor is placed as close as possible to the VCAP/VDDCORE pin.


### 28.4 Programming and Diagnostics

PIC32MX5XX/6XX/7XX devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming™ (ICSP™) interfaces
- · Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32MX devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 28-3: BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING, AND TRACE PORTS



### REGISTER 28-6: DDPCON: DEBUG DATA PORT CONTROL REGISTER

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	_	_	_	_
bit 31							bit 24

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	_	_	_	_
bit 23							bit 16

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	_	_	_	_
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	r-x	r-x
DDPUSB	DDPU1	DDPU2	DDPSPI1	JTAGEN	TROEN	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-8 Reserved: Write '0'; ignore read

bit 7 DDPUSB: Debug Data Port Enable for USB bit

1 = USB peripheral ignores USBFRZ (U1CNFG1<5>) setting

0 = USB peripheral follows USBFRZ setting.

bit 6 DDPU1: Debug Data Port Enable for UART1 bit

1 = UART1 peripheral ignores FRZ (U1MODE<14>) setting

0 = UART1 peripheral follows FRZ setting

bit 5 DDPU2: Debug Data Port Enable for UART2 bit

1 = UART2 peripheral ignores FRZ (U2MODE<14) setting

0 = UART2 peripheral follows FRZ setting

bit 4 DDPSPI1: Debug Data Port Enable for SPI1 bit

1 = SPI1 peripheral ignores FRZ (SPI1CON<14>) setting

0 = SPI1 peripheral follows FRZ setting

bit 3 JTAGEN: JTAG Port Enable bit

1 = Enable JTAG Port 0 = Disable JTAG Port

bit 2 TROEN: Trace Output Enable bit

1 = Enable Trace Port0 = Disable Trace Port

bit 1-0 Reserved: Write '1'; ignore read

**NOTES:** 

### 29.0 INSTRUCTION SET

The PIC32MX5XX/6XX/7XX family instruction set complies with the MIPS32 Release 2 instruction set architecture. PIC32MX does not support the following features:

- · CoreExtend instructions
- · Co-processor 1 instructions
- · Co-processor 2 instructions

Table 29-1 provides a summary of the instructions that are implemented by the PIC32MX5XX/6XX/7XX family core.

Note: Refer to "MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set" at www.mips.com for more information.

TABLE 29-1: MIPS32® INSTRUCTION SET

Instruction	Description	Function
ADD	Integer Add	Rd = Rs + Rt
ADDI	Integer Add Immediate	Rt = Rs + Immed
ADDIU	Unsigned Integer Add Immediate	$Rt = Rs +_{U} Immed$
ADDU	Unsigned Integer Add	Rd = Rs + <sub>U</sub> Rt
AND	Logical AND	Rd = Rs & Rt
ANDI	Logical AND Immediate	$Rt = Rs \& (0_{16} \mid   Immed)$
В	Unconditional Branch (Assembler idiom for: BEQ r0, r0, offset)	PC += (int)offset
BAL	Branch and Link (Assembler idiom for: BGEZAL r0, offset)	GPR[31] = PC + 8 PC += (int)offset
BEQ	Branch On Equal	<pre>if Rs == Rt   PC += (int)offset</pre>
BEQL	Branch On Equal Likely <sup>(1)</sup>	<pre>if Rs == Rt   PC += (int)offset else   Ignore Next Instruction</pre>
BGEZ	Branch on Greater Than or Equal To Zero	<pre>if !Rs[31]   PC += (int)offset</pre>
BGEZAL	Branch on Greater Than or Equal To Zero And Link	<pre>GPR[31] = PC + 8 if !Rs[31]   PC += (int)offset</pre>
BGEZALL	Branch on Greater Than or Equal To Zero And Link Likely <sup>(1)</sup>	<pre>GPR[31] = PC + 8 if !Rs[31]   PC += (int)offset else   Ignore Next Instruction</pre>
BGEZL	Branch on Greater Than or Equal To Zero Likely <sup>(1)</sup>	<pre>if !Rs[31]   PC += (int)offset else   Ignore Next Instruction</pre>
BGTZ	Branch on Greater Than Zero	<pre>if !Rs[31] &amp;&amp; Rs != 0   PC += (int)offset</pre>
BGTZL	Branch on Greater Than Zero Likely <sup>(1)</sup>	<pre>if !Rs[31] &amp;&amp; Rs != 0   PC += (int)offset else   Ignore Next Instruction</pre>
BLEZ	Branch on Less Than or Equal to Zero	if Rs[31]    Rs == 0 PC += (int)offset

Note 1: This instruction is deprecated and should not be used.

### TABLE 29-1: MIPS32<sup>®</sup> INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
BLEZL	Branch on Less Than or Equal to Zero Likely <sup>(1)</sup>	<pre>if Rs[31]    Rs == 0   PC += (int)offset else   Ignore Next Instruction</pre>
BLTZ	Branch on Less Than Zero	<pre>if Rs[31]   PC += (int)offset</pre>
BLTZAL	Branch on Less Than Zero And Link <sup>(1)</sup>	<pre>GPR[31] = PC + 8 if Rs[31]     PC += (int)offset</pre>
BLTZALL	Branch on Less Than Zero And Link Likely <sup>(1)</sup>	<pre>GPR[31] = PC + 8 if Rs[31]   PC += (int)offset else   Ignore Next Instruction</pre>
BLTZL	Branch on Less Than Zero Likely <sup>(1)</sup>	<pre>if Rs[31]   PC += (int)offset else   Ignore Next Instruction</pre>
BNE	Branch on Not Equal	<pre>if Rs != Rt   PC += (int)offset</pre>
BNEL	Branch on Not Equal Likely <sup>(1)</sup>	<pre>if Rs != Rt   PC += (int)offset else   Ignore Next Instruction</pre>
BREAK	Breakpoint	Break Exception
CLO	Count Leading Ones	Rd = NumLeadingOnes(Rs)
CLZ	Count Leading Zeroes	Rd = NumLeadingZeroes(Rs)
DERET	Return from Debug Exception	PC = DEPC Exit Debug Mode
DI	Atomically Disable Interrupts	Rt = Status; Status <sub>IE</sub> = 0
DIV	Divide	LO = (int)Rs / (int)Rt HI = (int)Rs % (int)Rt
DIVU	Unsigned Divide	LO = (uns)Rs / (uns)Rt HI = (uns)Rs % (uns)Rt
EHB	Execution Hazard Barrier	Stop instruction execution until execution hazards are cleared
EI	Atomically Enable Interrupts	Rt = Status; Status <sub>IE</sub> = 1
ERET	Return from Exception	<pre>if StatusERL[2]   PC = ErrorEPC else   PC = EPC   StatusEXL[1] = 0 StatusERL[2] = 0 LL = 0</pre>
EXT	Extract Bit Field	<pre>Rt = ExtractField(Rs, pos, size)</pre>

Note 1: This instruction is deprecated and should not be used.

DS61156B-page 169

### TABLE 29-1: MIPS32<sup>®</sup> INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
INS	Insert Bit Field	<pre>Rt = InsertField(Rs, Rt, pos, size)</pre>
J	Unconditional Jump	PC = PC[31:28]    offset<<2
JAL	Jump and Link	GPR[31] = PC + 8 PC = PC[31:28]    offset<<2
JALR	Jump and Link Register	Rd = PC + 8 PC = Rs
JALR.HB	Jump and Link Register with Hazard Barrier	Like JALR, but also clears execution and instruction hazards
JR	Jump Register	PC = Rs
JR.HB	Jump Register with Hazard Barrier	Like JR, but also clears execution and instruction hazards
LB	Load Byte	<pre>Rt = (byte)Mem[Rs+offset]</pre>
LBU	Unsigned Load Byte	<pre>Rt = (ubyte))Mem[Rs+offset]</pre>
LH	Load Halfword	<pre>Rt = (half)Mem[Rs+offset]</pre>
LHU	Unsigned Load Halfword	<pre>Rt = (uhalf)Mem[Rs+offset]</pre>
LL	Load Linked Word	<pre>Rt = Mem[Rs+offset] LLbit = 1 LLAdr = Rs + offset</pre>
LUI	Load Upper Immediate	Rt = immediate << 16
LW	Load Word	Rt = Mem[Rs+offset]
LWPC	Load Word, PC relative	Rt = Mem[PC+offset]
LWL	Load Word Left	Rt = Rt Merge Mem[Rs+offset]
LWR	Load Word Right	Rt = Rt Merge Mem[Rs+offset]
MADD	Multiply-Add	HI   LO += (int)Rs * (int)Rt
MADDU	Multiply-Add Unsigned	HI   LO += (uns)Rs * (uns)Rt
MFC0	Move From Co-processor 0	Rt = CPR[0, Rd, sel]
MFHI	Move From HI	Rd = HI
MFLO	Move From LO	Rd = LO
MOVN	Move Conditional on Not Zero	if Rt ¼ 0 then Rd = Rs
MOVZ	Move Conditional on Zero	if Rt = 0 then Rd = Rs
MSUB	Multiply-Subtract	HI   LO -= (int)Rs * (int)Rt
MSUBU	Multiply-Subtract Unsigned	HI   LO -= (uns)Rs * (uns)Rt
MTC0	Move To Co-processor 0	CPR[0, n, Sel] = Rt
MTHI	Move To HI	HI = Rs
MTLO	Move To LO	LO = Rs
MUL	Multiply with register write	HI   LO =Unpredictable Rd = ((int)Rs * (int)Rt) <sub>310</sub>
MULT	Integer Multiply	HI   LO = (int)Rs * (int)Rd
MULTU	Unsigned Multiply	HI   LO = (uns)Rs * (uns)Rd
NOP	No Operation (Assembler idiom for: SLL r0, r0, r0)	

**Note 1:** This instruction is deprecated and should not be used.

### TABLE 29-1: MIPS32<sup>®</sup> INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
NOR	Logical NOR	Rd = ~(Rs   Rt)
OR	Logical OR	Rd = Rs   Rt
ORI	Logical OR Immediate	Rt = Rs   Immed
RDHWR	Read Hardware Register (if enabled by HWREna register)	Rt = HWR[Rd]
RDPGPR	Read GPR from Previous Shadow Set	Rt = SGPR[SRSCtl <sub>PSS</sub> , Rd]
ROTR	Rotate Word Right	$Rd = Rt_{sa-10} \mid \mid Rt_{31sa}$
ROTRV	Rotate Word Right Variable	$Rd = Rt_{Rs-10} \mid \mid Rt_{31Rs}$
SB	Store Byte	(byte)Mem[Rs+offset] = Rt
SC	Store Conditional Word	<pre>if LLbit = 1    mem[Rs+offset&gt; = Rt Rt = LLbit</pre>
SDBBP	Software Debug Break Point	Trap to SW Debug Handler
SEB	Sign-Extend Byte	Rd = SignExtend(Rs-70)
SEH	Sign-Extend Half	Rd = SignExtend(Rs-150)
SH	Store Half	(half)Mem[Rs+offset] = Rt
SLL	Shift Left Logical	Rd = Rt << sa
SLLV	Shift Left Logical Variable	Rd = Rt << Rs[4:0]
SLT	Set on Less Than	<pre>if (int)Rs &lt; (int)Rt   Rd = 1 else   Rd = 0</pre>
SLTI	Set on Less Than Immediate	<pre>if (int)Rs &lt; (int)Immed   Rt = 1 else   Rt = 0</pre>
SLTIU	Set on Less Than Immediate Unsigned	<pre>if (uns)Rs &lt; (uns)Immed   Rt = 1 else   Rt = 0</pre>
SLTU	Set on Less Than Unsigned	<pre>if (uns)Rs &lt; (uns)Immed   Rd = 1 else   Rd = 0</pre>
SRA	Shift Right Arithmetic	Rd = (int)Rt >> sa
SRAV	Shift Right Arithmetic Variable	Rd = (int)Rt >> Rs[4:0]
SRL	Shift Right Logical	Rd = (uns)Rt >> sa
SRLV	Shift Right Logical Variable	Rd = (uns)Rt >> Rs[4:0]
SSNOP	Superscalar Inhibit No Operation	NOP
SUB	Integer Subtract	Rt = (int)Rs - (int)Rd
SUBU	Unsigned Subtract	Rt = (uns)Rs - (uns)Rd
SW	Store Word	Mem[Rs+offset] = Rt
SWL	Store Word Left	Mem[Rs+offset] = Rt
SWR	Store Word Right	Mem[Rs+offset] = Rt

Note 1: This instruction is deprecated and should not be used.

### TABLE 29-1: MIPS32<sup>®</sup> INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
SYNC	Synchronize	Orders the cached coherent and uncached loads and stores for access to shared memory
SYSCALL	System Call	SystemCallException
TEQ	Trap if Equal	if Rs == Rt TrapException
TEQI	Trap if Equal Immediate	<pre>if Rs == (int)Immed   TrapException</pre>
TGE	Trap if Greater Than or Equal	<pre>if (int)Rs &gt;= (int)Rt   TrapException</pre>
TGEI	Trap if Greater Than or Equal Immediate	<pre>if (int)Rs &gt;= (int)Immed   TrapException</pre>
TGEIU	Trap if Greater Than or Equal Immediate Unsigned	<pre>if (uns)Rs &gt;= (uns)Immed   TrapException</pre>
TGEU	Trap if Greater Than or Equal Unsigned	<pre>if (uns)Rs &gt;= (uns)Rt   TrapException</pre>
TLT	Trap if Less Than	if (int)Rs < (int)Rt TrapException
TLTI	Trap if Less Than Immediate	<pre>if (int)Rs &lt; (int)Immed   TrapException</pre>
TLTIU	Trap if Less Than Immediate Unsigned	if (uns)Rs < (uns)Immed TrapException
TLTU	Trap if Less Than Unsigned	if (uns)Rs < (uns)Rt TrapException
TNE	Trap if Not Equal	if Rs != Rt TrapException
TNEI	Trap if Not Equal Immediate	<pre>if Rs != (int)Immed   TrapException</pre>
WAIT	Wait for Interrupt	Go to a low-power mode and stall until an interrupt occurs
WRPGPR	Write to GPR in Previous Shadow Set	$SGPR[SRSCtl_{PSS}, Rd > = Rt]$
WSBH	Word Swap Bytes Within Halfwords	Rd = Rt <sub>2316</sub>    Rt <sub>3124</sub>    Rt <sub>70</sub>    Rt <sub>158</sub>
XOR	Exclusive OR	Rd = Rs ^ Rt
XORI	Exclusive OR Immediate	Rt = Rs ^ (uns)Immed

Note 1: This instruction is deprecated and should not be used.

**NOTES:** 

### 30.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
  - MPLAB® IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM™ Assembler
  - MPLINK<sup>TM</sup> Object Linker/ MPLIB<sup>TM</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- · Device Programmers
  - PICkit™ 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

## 30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

## 30.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

# 30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

### 30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- MPLAB IDE compatibility

### 30.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 30.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a rugge-dized probe interface and long (up to three meters) interconnection cables.

# 30.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC® Flash microcontrollers and dsPIC® DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

# 30.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 30.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

# 30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>TM</sup> and dsPICDEM<sup>TM</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart battery management, Seevaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 31.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC32MX5XX/6XX/7XX electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX5XX/6XX/7XX are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

### **Absolute Maximum Ratings (Note 1)**

Ambient temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 2.3V (Note 3)	-0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	0.3V to (VDD + 0.3V)
Voltage on VDDCORE with respect to Vss	-0.3V to 2.0V
Maximum current out of Vss pin(s)	300 mA
Maximum current into VDD pin(s) (Note 2)	300 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 2)	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
  - 3: See the "Pin Diagrams" section for the 5V tolerant pins.

### 31.1 DC Characteristics

TABLE 31-1: OPERATING MIPS VS. VOLTAGE

Characteristic	V <sub>DD</sub> Range	Temp. Range	Max. Frequency
Characteristic	(in Volts)	(in °C)	PIC32MX5XX/6XX/7XX
DC5	2.3-3.6V	-40°C to +85°C	80 MHz (Note 1)

Note 1: 40 MHz maximum for PIC32MX 40 MHz family variants.

### **TABLE 31-2: THERMAL OPERATING CONDITIONS**

Rating	Symbol	Min.	Typical	Max.	Unit
PIC32MX5XX/6XX/7XX					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD - S IOH)  I/O Pin Power Dissipation: I/O = S ({VDD - VOH} x IOH) + S (VOL x IOL))	PD	PINT + PI/O			W
Maximum Allowed Power Dissipation	Ромах	(	TJ – TA)/θJ	Α	W

### TABLE 31-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	Notes
Package Thermal Resistance, 121-Pin XBGA (10x10x1.1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 100-Pin TQFP (14x14x1 mm)	$\theta$ JA	43	_	°C/W	1
Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm)	$\theta$ JA	43	_	°C/W	1
Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm)	$\theta$ JA	47	_	°C/W	1
Package Thermal Resistance, 64-Pin QFN (9x9x0,9 mm)	$\theta$ JA	28	_	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

### TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			(unless o	Operating therwise st temperatur	ated)		/ to 3.6V +85°C for Industrial	
Param. No.	Symbol   Characteristics   Min.   Typical   Max.   Units   Conditi							
Operati	ng Voltag	е						
DC10	Supply \	/oltage						
	VDD		2.3	_	3.6	V		
DC12	VDR	RAM Data Retention Voltage (Note 1)	1.75	_	_	V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	_	1.95	V		
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00005		0.115	V/µs		

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 31-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS (			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial				
Parameter No.	Typical <sup>(3)</sup>	Max.	Units	Conditions			
Operating Cur	rent (IDD) <sup>(1,2)</sup>						
DC20	6	9	mA	Code executing from Flash	_	4 8411-	
DC20c	4	_	mA	Code executing from SRAM	_	4 MHz	
DC21	37	40	mA	Code executing from Flash	_	25 MHz	
DC21c	25	_	mA	Code executing from SRAM	_	(Note 4)	
DC22	64	70	mA	Code executing from Flash	_	60 MHz	
DC22c	61	_	mA	Code executing from SRAM	_	(Note 4)	
DC23	85	98	mA	Code executing from Flash	_	00 MILE	
DC23c	85	_	mA	Code executing from SRAM	_	80 MHz	
DC25a	125	150	μΑ	+25°C	3.3V	LPRC (31 kHz) (Note 4)	

- **Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type as well as temperature can have an impact on the current consumption.
  - 2: The test conditions for IDD measurements are as follows: Oscillator mode = EC+PLL with OSC1 driven by external square wave from rail-to-rail and PBCLK divisor = 1:8. CPU, Program Flash and SRAM data memory are operational, Program Flash memory Wait states = 7, program cache and prefetch are disabled and SRAM data memory Wait states = 1. All peripheral modules are disabled (ON bit = 0). WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.
  - **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 4: This parameter is characterized, but not tested in manufacturing.

TABLE 31-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTERISTICS Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					strial			
Parameter No.	Typical <sup>(2)</sup>	Max.	Units	Conditions				
Idle Current (III	DLE): Core Of	F, Clock ON	Base Curren	t (Note 1)				
DC30	4.5	6.5	mA		4 MHz			
DC31	13	15	mA	25 MHz (Note 3)				
DC32	28	30	mA	60 MHz (Note 3)				
DC33	36	42	mA	80 MHz				
DC34	_	40	μA	-40°C				
DC34a	_	75	μA	+25°C	2.3V	LPRC (31 kHz) ( <b>Note 3)</b>		
DC34b	_	800	μA	+85°C				
DC35	35	_	μA	-40°C				
DC35a	65	_	μΑ	+25°C	3.3V			
DC35b	600	_	μΑ	+85°C		(14016-0)		
DC36	_	43	μA	-40°C				
DC36a	_	106	μA	+25°C	3.6V			
DC36b	_	800	μΑ	+85°C				

Note 1: The test conditions for base IDLE current measurements are as follows: System clock is enabled and PBCLK divisor = 1:8. CPU in Idle mode (CPU core halted). Only digital peripheral modules are enabled (ON bit = 1) and being clocked. WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.

<sup>2:</sup> Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

<sup>3:</sup> This parameter is characterized, but not tested in manufacturing.

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARA	CTERISTICS					s: 2.3V to 3.6V (unless otherwise stated) ≤ TA ≤ +85°C for Industrial			
Parameter No.	Typical <sup>(2)</sup>	Max.	Units	Conditions					
Power-Dow	n Current (IP	D) (Note 1)							
DC40	10	40	μА	-40°C					
DC40a	36	100	μА	+25°C	2.3V	Base Power-Down Current (Note 6)			
DC40b	400	720	μА	+85°C					
DC40c	41	120	μА	+25°C	3.3V	Base Power-Down Current			
DC40d	22	80	μА	-40°C					
DC40e	42	120	μА	+25°C	3.6V	Base Power-Down Current			
DC40g	315	400	μА	+70°C	3.60	Base Fower-Down Current			
DC40f	410	800	μА	+85°C					
Module Diff	erential Curr	ent							
DC41	_	10	μА	2.3\	/	Watchdog Timer Current: ∆IWDT (Notes 3, 6)			
DC41c	5	_	μА	3.3\	/	Watchdog Timer Current: ∆IWDT (Note 3)			
DC41d	_	20	μА	3.6\	/	Watchdog Timer Current: ∆IWDT (Note 3)			
DC42	_	40	μА	2.3\	<b>/</b>	RTCC + Timer1 w/32kHz Crystal: ΔIRTCC (Notes 3, 6)			
DC42c	23	_	μА	3.3V		RTCC + Timer1 w/32kHz Crystal: ΔIRTCC (Note 3)			
DC42e	_	50	μА	3.6V		RTCC + Timer1 w/32kHz Crystal: ΔIRTCC (Note 3)			
DC43	_	1300	μА	2.5\	/	ADC: ΔIADC (Notes 3, 4, 6)			
DC43c	1100		μА	3.3\	/	ADC: ΔIADC (Notes 3, 4)			
DC43e	_	1300	μА	3.6\	/	ADC: ΔIADC (Notes 3, 4)			

- Note 1: Base IPD is measured with all digital peripheral modules enabled (ON bit = 1) and being clocked, CPU clock is disabled. All I/Os are configured as outputs and pulled low. WDT and FSCM are disabled.
  - **2:** Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - **3:** The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
  - 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
  - **5:** Data is characterized at +70°C and not tested. Parameter is for design guidance only.
  - **6:** This parameter is characterized, but not tested in manufacturing.

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	RACTER	EISTICS	Standard Opera stated) Operating temporal	•			/ (unless otherwise
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins:					
		with TTL Buffer	Vss	_	0.15 VDD	V	(Note 4)
		with Schmitt Trigger Buffer	Vss	_	0.2 VDD	V	(Note 4)
DI15		MCLR	Vss	_	0.2 VDD	V	(Note 4)
DI16		OSC1 (XT mode)	Vss	_	0.2 VDD	V	(Note 4)
DI17		OSC1 (HS mode)	Vss	_	0.2 Vdd	V	(Note 4)
DI18		SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled (Note 4)
DI19		SDAx, SCLx	Vss	1	0.8	>	SMBus enabled (Note 4)
	VIH	Input High Voltage					
DI20		I/O pins: with Analog Functions	0.8 VDD		VDD	٧	(Note 4)
		Digital Only	0.8 VDD	_		V	(Note 4)
		with TTL Buffer	0.25Vpp + 0.8v	_	5.5	V	(Note 4)
		with Schmitt Trigger Buffer	0.8 VDD	_	5.5	V	(Note 4)
DI25		MCLR	0.8 VDD	_	Vdd	V	(Note 4)
DI26		OSC1 (XT mode)	0.7 VDD	_	VDD	V	(Note 4)
DI27		OSC1 (HS mode)	0.7 VDD	_	Vdd	V	(Note 4)
DI28		SDAx, SCLx	0.7 VDD	_	5.5	V	SMBus disabled (Note 4)
DI29		SDAx, SCLx	2.1	_	5.5	V	SMBus enabled, $2.3V \le VPIN \le 5.5$ (Note 4)
DI30	ICNPU	CNxx Pull up Current	50	250	400	μΑ	VDD = 3.3V, VPIN = VSS
	IIL	Input Leakage Current (Note 3)					
DI50		I/O Ports	_	_	<u>+</u> 1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
DI51		Analog Input Pins	_	_	<u>+</u> 1	μΑ	Vss ≤ Vpin ≤ Vdd, Pin at high-impedance
DI55		MCLR	_	_	<u>+</u> 1	μΑ	$VSS \leq VPIN \leq VDD$
DI56		OSC1	_	_	<u>+</u> 1	μА	$ \begin{aligned} & \text{VSS} \leq \text{VPIN} \leq \text{VDD}, \\ & \text{XT and HS modes} \end{aligned} $

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

<sup>2:</sup> The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

<sup>3:</sup> Negative current is defined as current sourced by the pin.

**<sup>4:</sup>** This parameter is characterized, but not tested in manufacturing.

TABLE 31-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			perating Coremperature	additions: 2.3V to 3.6V (unless otherwise $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
Param. No.	Symbol	Characteristics	Min.	Max.	Units	Conditions		
	Vol	Output Low Voltage						
DO10		I/O Ports	_	_	0.4	V	IOL = 7  mA, VDD = 3.6V	
			_	_	0.4	V	IOL = 6  mA, VDD = 2.3V	
DO16		OSC2/CLKO	_	_	0.4	V	IOL = 3.5  mA, VDD = 3.6V	
			_	_	0.4	V	IOL = 2.5  mA, VDD = 2.3V	
	Vон	Output High Voltage						
DO20		I/O Ports	2.4	_	_	V	IOH = -12 mA, VDD = 3.6V	
			1.4	_	_	V	IOH = -12 mA, VDD = 2.3V	
DO26		OSC2/CLKO	2.4	_		V	IOH = -12 mA, VDD = 3.6V	
			1.4	_	_	V	IOH = -12  mA, VDD = 2.3V	

TABLE 31-10: DC CHARACTERISTICS: PROGRAM MEMORY(3)

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial Programming temperature $0^{\circ}\text{C} \le \text{TA} \le +70^{\circ}\text{C}$ (25°C recommended)						
Param. No.	Symbol	Characteristics	Min. Typical <sup>(1)</sup> Max. Units Conditions						
		Program Flash Memory							
D130	ЕР	Cell Endurance	1000	_	_	E/W	-40°C to +85°C		
D131	VPR	VDD for Read	VMIN	_	3.6	V	VMIN = Minimum operating voltage		
D132	VPEW	VDD for Erase or Write	3.0	_	3.6	V	0°C to +40°C		
D134	TRETD	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	_	10	_	mA	0°C to +40°C		
	Tww	Word Write Cycle Time	20	_	40	μS	0°C to +40°C		
D136	Trw	Row Write Cycle Time (Note 2) (128 words per row)	3	4.5	_	ms	0°C to +40°C		
D137	TPE	Page Erase Cycle Time	20	_	_	ms	0°C to +40°C		
	TCE	Chip Erase Cycle Time	80	_	_	ms	0°C to +40°C		

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

- 2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).
- **3:** Refer to "PIC32MX Flash Programming Specification" (DS61145) for operating conditions during programming and erase cycles.

#### TABLE 31-11: PROGRAM FLASH MEMORY WAIT STATE CHARACTERISTICS

DC CHARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial						
Required Flash wait states	SYSCLK	Units	Comments				
0 Wait State	0 to 30	MHz					
1 Wait State	31 to 60						
2 Wait States	61 to 80						

### **TABLE 31-12: COMPARATOR SPECIFICATIONS**

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature- $40^{\circ}$ C $\leq$ Ta $\leq$ +85 $^{\circ}$ C for Industrial					
Param. No.	Symbol	Characteristics	Min.	Min. Typical Max. Units			Comments		
D300	VIOFF	Input Offset Voltage	_	±7.5	±25	mV	AVDD = VDD, AVSS = VSS		
D301	VICM	Input Common Mode Voltage	0	_	Vdd	V	AVDD = VDD, AVSS = VSS (Note 2)		
D302	CMRR	Common Mode Rejection Ratio	55	_	_	dB	Max VICM = (VDD - 1)V (Note 2)		
D303	TRESP	Response Time	_	150	400	ns	AVDD = VDD, AVSS = VSS (Notes 1, 2)		
D304	ON2ov	Comparator Enabled to Output Valid	_	_	10	μЅ	Comparator module is configured before setting the comparator ON bit. (Note 2)		

**Note 1:** Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

**<sup>2:</sup>** These parameters are characterized but not tested.

### **TABLE 31-13: VOLTAGE REFERENCE SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature- $40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments	
D310	VRES	Resolution	VDD/24		VDD/32	LSb		
D311	VRAA	Absolute Accuracy	_	_	1/2	LSb		
D312	TSET	Settling Time <sup>(1)</sup>	_	_	10	μS		
D313	VIREF	Internal Voltage Reference	_	0.6	_	V		

**Note 1:** Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

#### **TABLE 31-14: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature- $40^{\circ}$ C $\leq$ TA $\leq$ +85 $^{\circ}$ C for Industrial					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments	
D320	VDDCORE	Regulator Output Voltage	1.62	1.80	1.98	V		
D321	CEFC	External Filter Capacitor Value	8	10	_	μF	Capacitor must be low series resistance (1 ohm)	
D322	TPWRT	Power-up Timer Period	_	64		ms		


# 31.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX5XX/6XX/7XX AC characteristics and timing parameters.

#### **TABLE 31-15: AC CHARACTERISTICS**

AC CHARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature -40°C ≤ TA ≤ +85°C for Industrial Operating voltage VDD range.					

#### FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 31-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics	Min. Typical <sup>(1)</sup> Max. Units Conditions					
DO56	Сю	All I/O pins and OSC2	_		50	pF	EC mode	
DO58	Св	SCLx, SDAx	_	_	400	pF	In I <sup>2</sup> C™ mode	

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### FIGURE 31-2: EXTERNAL CLOCK TIMING




TABLE 31-17: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial						
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions		
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4	-	50 (Note 3) 50 (Note 5)	MHz MHz	EC (Note 5) ECPLL (Note 4)		
OS11		Oscillator Crystal Frequency	3	_	10	MHz	XT (Note 5)		
OS12			4	_	10	MHz	XTPLL (Notes 4, 5)		
OS13			10	_	25	MHz	HS (Note 5)		
OS14			10		25	MHz	HSPLL (Notes 4, 5)		
OS15			32	32.768	100	kHz	Sosc (Note 5)		
OS20	Tosc	Tosc = 1/Fosc = Tcy (Note 2)	_	_	_	_	See parameter OS10 for Fosc value		
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc	_	_	ns	EC (Note 5)		
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	l		0.05 x Tosc	ns	EC (Note 5)		
OS40	Тоѕт	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)		1024	_	Tosc	(Note 5)		
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	_	2	_	ms	(Note 5)		
OS42	Gм	External Oscillator Transconductance	_	12	_	mA/V	VDD = 3.3V TA = +25°C (Note 5)		

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.
  - 2: Instruction cycle period (TcY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.
  - 3: 40 MHz maximum for PIC32MX 40 MHz family variants.
  - **4:** PLL input requirements: 4 MHz ≤ FPLLIN ≤ 5 MHz (use PLL prescaler to reduce FOSC). This parameter is characterized, but tested at 10 MHz only at manufacturing.
  - 5: This parameter is characterized, but not tested in manufacturing.

### TABLE 31-18: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.3V TO 3.6V)

AC CHA	RACTERI	STICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristic	cs <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
OS50	FPLLI	PLL Voltage Controllo Oscillator (VCO) Inpu Frequency Range		4	1	5	MHz	ECPLL, HSPLL, XTPLL, FRCPLL modes
OS51	Fsys	On-Chip VCO Syster Frequency	n	60	ı	120	MHz	
OS52	TLOCK	PLL Start-up Time (L	ock Time)	1		2	ms	
OS53	DCLK	CLKO Stability (Period Jitter or Cum	ulative)	-0.25		+0.25	%	Measured over 100 ms period

Note 1: These parameters are characterized, but not tested in manufacturing.

#### TABLE 31-19: INTERNAL FRC ACCURACY

	MELLOT IO. INTERNATIONAL TRANSPORTATION											
AC CHA	RACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial										
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions						
Internal	Internal FRC Accuracy @ 8.00 MHz (Note 1)											
F20	FRC	-2	_	+2	%							

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.


#### **TABLE 31-20: INTERNAL RC ACCURACY**

AC CHA	RACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial							
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions			
LPRC @	31.25 kHz (Note 1)								
F21	21 LPRC -15 — +15 %								

Note 1: Change of LPRC frequency as VDD changes.

**<sup>2:</sup>** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### FIGURE 31-3: I/O TIMING CHARACTERISTICS



### **TABLE 31-21: I/O TIMING REQUIREMENTS**


AC CHA	RACTERIS	STICS	Standard Ope (unless other Operating tem	wise stated	d)		ndustrial	
Param. No. Symbol Characteris			stics <sup>(2)</sup>	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
DO31	TioR	Port Output Rise Tir	me	_	5	10	ns	
DO32	DO32 TIOF Port Output Fall Time			_	5	10	ns	
DI35	DI35 TINP INTx Pin High or Low Time			10	_	_	ns	
DI40 TRBP CNx High or Low Time (input)			me (input)	2	_	_	TSYSCLK	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.


2: This parameter is characterized, but not tested in manufacturing.

FIGURE 31-4: POWER-ON RESET TIMING CHARACTERISTICS


# Internal Voltage Regulator Enabled Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)




#### Internal Voltage Regulator Enabled Clock Sources = (HS, HSPLL, XT, XTPLL and Sosc)



## External VDDCORE Provided Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)



- **Note 1:** The power-up period will be extended if the power-up sequence completes before the device exits from BOR (VDD < VDDMIN).
  - 2: Includes interval voltage regulator stabilization delay.
  - 3: Power-Up Timer (PWRT); only active when the internal voltage regulator is disabled.



**FIGURE 31-5: EXTERNAL RESET TIMING CHARACTERISTICS** 

**TABLE 31-22: RESETS TIMING** 

AC CHARACTERISTICS				ord Operating sotherwise sting temperature	ated)		to 3.6V 85°C for Industrial
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
SY00	TPU	Power-up Period Internal Voltage Regulator Enabled		400	600	μS	-40°C to +85°C
SY01	TPWRT	Power-up Period External VDDCORE Applied (Power-Up-Timer Active)	48	64	80	ms	-40°C to +85°C
SY02	TSYSDLY	System Delay Period: Time required to reload Device Configuration Fuses plus SYSCLK delay before first instruction is fetched.		1 μs + 8 sysclk cycles		_	-40°C to +85°C
SY20	TMCLR	MCLR Pulse Width (low)	_	2	_	μS	-40°C to +85°C
SY30	TBOR	BOR Pulse Width (low)	—	1	_	μS	-40°C to +85°C

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

**Preliminary** © 2009 Microchip Technology Inc. DS61156B-page 191

FIGURE 31-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 31-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

AC CHA	AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial							
Param. No.	Symbol (haracteristics)				Min. T		Max.	Units	Conditions			
TA10 TTXH		TxCK High Time	Synchrono with presca		[(12.5 ns or 1TPB) / N] + 25 ns	_	_	ns	Must also meet parameter TA15.			
			Asynchron with presca		10	_	_	ns				
TA11	TTXL	TxCK Low Time	Synchrono with presca		[(12.5 ns or 1TPB) / N] + 25 ns	_	_	ns	Must also meet parameter TA15.			
			Asynchron with presca		10		_	ns				
TA15	ТтхР	TxCK Input Period	Synchrono with presca		[(25 ns or 2TPB) / N] + 50 ns	_	_	ns				
			Asynchron with presca		20	_	_	ns	N = prescale value (1, 8, 64, 256)			
OS60	FT1	SOSC1/T1C Input Freque (oscillator en ting TCS bit	ncy Range abled by se	t-	32	_	100	kHz				
TA20	TCKEXT- MRL	Delay from E Clock Edge t ment			_		1	Трв				

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

TABLE 31-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS (unles				ndard Operating Conditions: 2.3V to 3.6V less otherwise stated) erating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param. No.	Symbol	Charact	eristics <sup>(1)</sup>	Min.	Min. Max. Units Condit					
TB10	ТтхН	TxCK High Time	Synchronous with prescale		1 —	ns	Must also meet parameter TB15.	N = prescale value (1, 2, 4, 8, 16,		
TB11	TTXL	TxCK Low Time	Synchronous with prescale	· ·	]   -	ns	Must also meet parameter TB15.	32, 64, 256)		
TB15 TTXP TxCK Synchronous Input Period with prescale			· ·	_	ns					
TB20	TCKEXT- MRL	<del>                                     </del>			1	Трв				

Note 1: These parameters are characterized, but not tested in manufacturing.

## FIGURE 31-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS





TABLE 31-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

AC CHA	RACTERI	STICS	(unless other	perating Conditions: 2.3V for each erwise stated) amperature $-40^{\circ}C \le TA \le +$		Industri	al		
Param. No.	Symbol	Charac	aracteristics <sup>(1)</sup> Min. Max. Units				Conditions		
IC10	TccL	ICx Input	t Low Time	[(12.5 ns or 1TPB) / N] + 25 ns	_	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)	
IC11	TccH	ICx Input	t High Time	[(12.5 ns or 1TPB) / N] + 25 ns	_	ns	Must also meet parameter IC15.		
IC15	TccP	ICx Input	t Period	[(25 ns or 2TPB) / N] + 50 ns	_	ns			

**Note 1:** These parameters are characterized, but not tested in manufacturing.

### FIGURE 31-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




## TABLE 31-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions		
OC10	TCCF	OCx Output Fall Time	_	_	_	ns	See parameter DO32.		
OC11	TCCR	OCx Output Rise Time	ne — — ns See parai						

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### FIGURE 31-9: OC/PWM MODULE TIMING CHARACTERISTICS



#### TABLE 31-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial					
Param No. Characteristics <sup>(1)</sup>			Min	Typical <sup>(2)</sup>	Max	Units	Conditions		
OC15	TFD	Fault Input to PWM I/O Change	_	_	50	ns			
OC20	TFLT	Fault Input Pulse Width	50	_		ns			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.




FIGURE 31-10: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 31-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	RACTERIST	ics	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +85°C for Industrial						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions		
SP10	TscL	SCKx Output Low Time (Note 3)	Tsck/2	_	_	ns			
SP11	TscH	SCKx Output High Time (Note 3)	Тѕск/2	_	_	ns			
SP20	TscF	SCKx Output Fall Time (Note 4)			_	ns	See parameter DO32.		
SP21	TscR	SCKx Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31.		
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32.		
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31.		
SP35	TscH2DoV, TscL2DoV	SDOx Data Output Valid after SCKx Edge	_	_	15	ns			
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns			
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns			

Note 1: These parameters are characterized, but not tested in manufacturing.

- 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

**Preliminary** © 2009 Microchip Technology Inc. DS61156B-page 195

SP36 SCKx (CKP = 0)SP11 SP10 SCKx (CKP = 1)SP35 SP21 SP20 LSb MSb Bit 14 **SDO**X SP30,SP31 SDIX MSb In LSb In SP40 Note: Refer to Figure 31-1 for load conditions.

FIGURE 31-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 31-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	ARACTERIS	rics	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{Cfor Industrial}$						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions		
SP10	TscL	SCKx Output Low Time (Note 3)	Tsck/2			ns			
SP11	TscH	SCKx Output High Time (Note 3)	Tsck/2	_	_	ns			
SP20	TscF	SCKx Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32.		
SP21	TscR	SCKx Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31.		
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32.		
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31.		
SP35	TscH2DoV, TscL2DoV	SDOx Data Output Valid after SCKx Edge	_	_	15	ns			
SP36	TDOV2SC, TDOV2SCL	SDOx Data Output Setup to First SCKx Edge	15	_	_	ns			
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10			ns			
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns			

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 3: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.
  - 4: Assumes 50 pF load on all SPIx pins.




FIGURE 31-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 31-30: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIS <sup>*</sup>	TICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +85°C for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions	
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2		_	ns		
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns		
SP72	TscF	SCKx Input Fall Time		5	10	ns		
SP73	TscR	SCKx Input Rise Time	_	5	10	ns		
SP30	TDOF	SDOx Data Output Fall Time (Note 4)				ns	See parameter DO32.	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_			ns	See parameter DO31.	
SP35	TscH2DoV, TscL2DoV	SDOx Data Output Valid after SCKx Edge	_		15	ns		
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10		_	ns		
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10		_	ns		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx Input	60	1	_	ns		
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 3)	5	_	25	ns		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	Tsck+ 20	_	_	ns	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - The minimum clock period for SCKx is 40 ns. 3:
  - 4: Assumes 50 pF load on all SPIx pins.




FIGURE 31-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 31-31: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions	
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_		ns		
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns		
SP72	TscF	SCKx Input Fall Time	_	5	10	ns		
SP73	TscR	SCKx Input Rise Time	_	5	10	ns		
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32.	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31.	
SP35	TscH2DoV, TscL2DoV	SDOx Data Output Valid after SCKx Edge	_	_	15	ns		
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	_	-	ns		
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns		

Note 1: These parameters are characterized, but not tested in manufacturing.


- Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance 2: only and are not tested.
- 3: The minimum clock period for SCKx is 40 ns.
- Assumes 50 pF load on all SPIx pins.

TABLE 31-31: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Typical <sup>(2)</sup>	Max.	Units	Conditions		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	60			ns		
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 4)	5		25	ns		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	TSCK + 20	_	_	ns		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	_	25	ns		

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - **2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 3: The minimum clock period for SCKx is 40 ns.
  - 4: Assumes 50 pF load on all SPIx pins.

### FIGURE 31-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)



## FIGURE 31-15: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)




TABLE 31-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		Standard Operatir (unless otherwise Operating tempera	stated)		V to 3.6V +85°C for Industrial
Param. No.	Symbol	Charact	eristics	Min. <sup>(1)</sup>	Max.	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Трв * (BRG + 2)		μS	_
			400 kHz mode	Трв * (BRG + 2)	_	μS	_
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	_
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	_	μS	_
			400 kHz mode	Трв * (BRG + 2)	_	μS	_
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	_
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF.
			1 MHz mode (Note 2)	_	100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF.
			1 MHz mode (Note 2)	_	300	ns	
M25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode (Note 2)	100	_	ns	
M26	THD:DAT	Data Input	100 kHz mode	0	_	μS	_
		Hold Time	400 kHz mode	0	0.9	μS	
			1 MHz mode (Note 2)	0	0.3	μS	
M30	Tsu:sta	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	μS	Only relevant for
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	μS	Repeated Start condition.
			1 MHz mode (Note 2)	Трв * (BRG + 2)		μS	Condition.
M31	THD:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	μS	After this period, the
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	μS	first clock pulse is generated.
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	- generated.
M33	Tsu:sto	Stop Condition	100 kHz mode	Трв * (BRG + 2)		μS	_
		Setup Time	400 kHz mode	Трв * (BRG + 2)		μS	
			1 MHz mode (Note 2)	Трв * (BRG + 2)		μS	
M34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)	_	ns	
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	ns	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	ns	

**Note 1:** BRG is the value of the  $I^2C^{TM}$  Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).


## TABLE 31-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE) (CONTINUED)

AC CHA	RACTER	ISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Charact	eristics	Min. <sup>(1)</sup>	Max.	Units	Conditions		
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	_		
	From Cloc		400 kHz mode	_	1000	ns	_		
			1 MHz mode (Note 2)		350	ns	_		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the		
			400 kHz mode	1.3	_	μS	bus must be free		
1 MHz mode (Note 2)		0.5		μS	before a new transmission can start.				
IM50	Св	Bus Capacitive L	oading	_	400	pF			

**Note 1:** BRG is the value of the  $I^2C^{TM}$  Baud Rate Generator.

<sup>2:</sup> Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

### FIGURE 31-16: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)



## FIGURE 31-17: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




TABLE 31-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHA	RACTERIS	STICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial				
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	PBCLK must operate at a minimum of 800 kHz.	
			400 kHz mode	1.3	_	μS	PBCLK must operate at a minimum of 3.2 MHz.	
			1 MHz mode (Note 1)	0.5	_	μS		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μS	PBCLK must operate at a minimum of 800 kHz.	
			400 kHz mode	0.6	_	μS	PBCLK must operate at a minimum of 3.2 MHz.	
			1 MHz mode (Note 1)	0.5	_	μS		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF.	
			1 MHz mode (Note 1)	_	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF.	
			1 MHz mode (Note 1)	_	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250	_	ns		
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode (Note 1)	100	_	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	_	ns		
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode (Note 1)	0	0.3	μS		
IS30	Tsu:sta	Start Condition	100 kHz mode	4700		μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	600	_	μS	Start condition.	
			1 MHz mode (Note 1)	250	_	μS		
IS31	THD:STA	Start Condition	100 kHz mode	4000		μS	After this period, the first	
		Hold Time	400 kHz mode	600	_	μS	clock pulse is generated.	
			1 MHz mode (Note 1)	250	_	μS		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4000	_	μS		
		Setup Time	400 kHz mode	600	_	μS		
			1 MHz mode (Note 1)	600	_	μS		

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 31-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

AC CHA	RACTERIS	STICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial				
Param. No.	Symbol	Characte	eristics	Min.	Max.	Units	Conditions	
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	ns		
		Hold Time	400 kHz mode	600	_	ns	]	
			1 MHz mode (Note 1)	250		ns		
IS40	TAA:SCL	Output Valid From Clock	100 kHz mode	0	3500	ns		
			400 kHz mode	0	1000	ns		
			1 MHz mode (Note 1)	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the bus	
			400 kHz mode	1.3	_	μS	must be free before a new	
			1 MHz mode (Note 1)	0.5	_	μS	transmission can start.	
IS50	Св	Bus Capacitive Loa	ading	_	400	pF		

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

#### FIGURE 31-18: CAN MODULE I/O TIMING CHARACTERISTICS




TABLE 31-34: CAN MODULE I/O TIMING REQUIREMENTS

			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ <sup>(2)</sup> Max Units Condition				Conditions	
CA10	TioF	Port Output Fall Time	_	_	_	ns	See parameter D032	
CA11	TioR	Port Output Rise Time	_	_	_	ns	See parameter D031	
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	500	_	_	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

<sup>2:</sup> Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**TABLE 31-35: ETHERNET MODULE SPECIFICATIONS** 

AC CHARA	CTERISTICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial							
Param. No.	Characteristic	Min.	Typical	Max.	Units	Conditions			
Device Sup	pply								
ET20a	Module VDD Supply	2.5	_	3.6	V				
ET20b	Module VDD Supply	2.7	_	3.6	V	For RMII mode only			
MIIM Timin	g Requirements								
ET1	MDC Duty Cycle	40	_	60	%				
ET2	MDC Period	400	_	_	ns				
ET3	MDIO Output Delay	10	_	10	ns				
ET4	MDIO Input Delay	0	_	300	ns				
MII Timing	Requirements		•						
ET5	TX Clock Frequency	_	25	_	MHz				
ET6	TX Clock Duty Cycle	35	_	65	%				
ET7	ETXDx, ETEN, ETXERR Delay	0	_	25	ns				
ET8	RX Clock Frequency	_	25	_	MHz				
ET9	RX Clock Duty Cycle	35	_	65	%				
ET10	ERXDx, ERXDV, ERXERR Delay	10	_	30	ns				
RMII Timin	g Requirements				•	<u> </u>			
ET11	Reference Clock Frequency	_	50	_	MHz				
ET12	Reference Clock Duty Cycle	35	_	65	%				
ET13	ETXDx, ETEN, Delay	2	_	16	ns				
ET14	ERXDx, ERXDV, ERXERR Delay	2	_	16	ns				

**TABLE 31-36: ADC MODULE SPECIFICATIONS** 

AC CHA	ARACTERIS	STICS	Standard Op (unless othe Operating ter	rwise stat	ed)		<b>3.6V</b> 5°C for Industrial
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
Device	Supply						
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.5	_	Lesser of VDD + 0.3 or 3.6	V	
AD02	AVss	Module Vss Supply	Vss	_	Vss + 0.3	V	
Referen	ce Inputs						
AD05	VREFH	Reference Voltage High	AVss + 2.0	_	AVDD	V	(Note 1)
AD05a			2.5	_	3.6	V	VREFH = AVDD (Note 3)
AD06	VREFL	Reference Voltage Low	AVss	_	VREFH – 2.0	V	(Note 1)
AD07	VREF	Absolute Reference Voltage (VREFH – VREFL)	2.0	_	AVDD	V	(Note 3)
AD08	IREF	Current Drain	_	250 —	400 3	μA μA	ADC operating ADC off
Analog	Input			•	•		
AD12	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	
	VINL	Absolute VINL Input Voltage	AVss - 0.3	_	AVDD/2	V	
	VIN	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V	
		Leakage Current	_	+/- 0.001	+/-0.610	μА	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V Source Impedance = 10KΩ
AD17	RIN	Recommended Impedance of Analog Voltage Source	_	_	5K	Ω	(Note 1)
ADC Ac	curacy – N	leasurements with Exter	rnal VREF+/VR	EF-			l
AD20c	Nr	Resolution	1	0 data bits		bits	
AD21c	INL	Integral Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD22c	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)
AD23c	GERR	Gain Error	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD24n	EOFF	Offset Error	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.3V
AD25c	_	Monotonicity	_	_	_	_	Guaranteed

Note 1: These parameters are not characterized or tested in manufacturing.

<sup>2:</sup> With no missing codes.

<sup>3:</sup> These parameters are characterized, but not tested in manufacturing.

TABLE 31-36: ADC MODULE SPECIFICATIONS (CONTINUED)

IADEE	ABLE 31-30. ADC MODULE OF ECHICATIONS (CONTINUED)												
AC CHA	ARACTERIS	STICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial										
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions						
ADC Accuracy – Measurements with Internal VREF+/VREF-													
AD20d	Nr	Resolution	10	0 data bits		bits	(Note 3)						
AD21d	INL	Integral Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)						
AD22d	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Notes 2, 3)						
AD23d	GERR	Gain Error	> -4	_	< 4	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)						
AD24d	EOFF	Offset Error	> -2	_	< 2	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)						
AD25d	_	Monotonicity	_	_	_	_	Guaranteed						

Note 1: These parameters are not characterized or tested in manufacturing.

<sup>2:</sup> With no missing codes.

**<sup>3:</sup>** These parameters are characterized, but not tested in manufacturing.

**TABLE 31-37: 10-BIT CONVERSION RATE PARAMETERS** 

	PIC32MX 10-bit A/D Converter Conversion Rates (Note 2)											
ADC Speed	TAD Minimum	Sampling Time Min	Rs Max	<b>V</b> DD	Temperature	ADC Channels Configuration						
1 Msps to 400 ksps (Note 1)	65 ns	132 ns	500Ω	3.0V to 3.6V	-40°C to +85°C	ANX CHX ADC						
Up to 400 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	-40°C to +85°C	ANX OF VREF-  VREF- VREF- OF OF AVSS AVDD  ANX OF VREF-  ADC						
Up to 300 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	-40°C to +85°C	ANX CHX SHA  ANX OF VREF-  ANX OF VREF-						

**Note 1:** External VREF+ pins must be used for correct operation.

**2:** These parameters are characterized, but not tested in manufacturing.

**TABLE 31-38: A/D CONVERSION TIMING REQUIREMENTS** 


AC CHA	ARACTER	EISTICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +85°C for Industrial					
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions	
Clock F	arameter	s	•	•				
AD50	TAD	A/D Clock Period (Note 2)	65	_	_	ns	See Table 31-37.	
Conver	sion Rate		•					
AD55	TCONV	Conversion Time	_	12 TAD	_	_	_	
AD56	FCNV	Throughput Rate	_	_	1000	ksps	AVDD = 3.0V to 3.6V	
		(Sampling Speed)	_	_	400	ksps	AVDD = 2.5V to 3.6V	
AD57	TSAMP	Sample Time	1	_	31	TAD	TSAMP must be ≥ 132 ns.	
Timing	Paramete	rs	•					
AD60	TPCS	Conversion Start from Sample Trigger <sup>(3)</sup>	_	1.0 TAD	_	_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected.	
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD	_	1.5 TAD	_	_	
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1) (Note 3)	_	0.5 TAD	_	_	_	
AD63	TDPU	Time to Stabilize Analog Stage from A/D OFF to A/D ON (Note 3)	_	_	2	μ\$	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

<sup>2:</sup> Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

<sup>3:</sup> Characterized by design but not tested.

FIGURE 31-19: A/D CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)



- 1 Software sets ADxCON. SAMP to start sampling.
- 2 Sampling starts after discharge period. TSAMP is described in the "PIC32MX Family Reference Manual" (DS61132).
- (3) Software clears ADxCON. SAMP to start conversion.
- (4) Sampling ends, conversion sequence starts.
- (5) Convert bit 9.
- 6 Convert bit 8.
- (7) Convert bit 0.
- (8) One TAD for end of conversion.

FIGURE 31-20: A/D CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001





FIGURE 31-21: PARALLEL SLAVE PORT TIMING



**TABLE 31-39: PARALLEL SLAVE PORT REQUIREMENTS** 

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions	
PS1	TdtV2wrH	Data In Valid before WR or CS Inactive (setup time)	20			ns		
PS2	TwrH2dtl	WR or CS Inactive to Data– In Invalid (hold time)	20	_	_	ns		
PS3	TrdL2dtV	RD and CS Active to Data– Out Valid	_	_	60	ns		
PS4	TrdH2dtI	RD Active or CS Inactive to Data– Out Invalid	0	_	10	ns		
PS5	Tcs	CS Active Time	25	_	_	ns		
PS6	Twr	WR Active Time	25	_		ns		
PS7	TRD	RD Active Time	25	_	_	ns		

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-22: PARALLEL MASTER PORT READ TIMING DIAGRAM Трв Трв Трв Трв Трв Трв Трв Трв PB Clock PM4 Address PMA<13:18> PM6 PMD<7:0> Address<7:0> PM2 PM7 -PM3 **-**► **PMRD** ← PM5 → **PMWR ─** PM1 → PMALL/PMALH PMCS<2:1>


TABLE 31-40: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions	
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв		_		
PM2	TADSU	Address Out Valid to PMALL/PMALH Invalid (address setup time)	_	2 Трв	_	_		
РМ3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	_	_		
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	1	_	_	ns		
PM5	TRD	PMRD Pulse Width	_	1 Трв		_		
PM6	Tosu	PMRD or PMENB Active to Data In Valid (data setup time)	5	_	_	ns		
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)		0		ns		

These parameters are characterized, but not tested in manufacturing.

**Preliminary** © 2009 Microchip Technology Inc. DS61156B-page 215

FIGURE 31-23: PARALLEL MASTER PORT WRITE TIMING DIAGRAM



**TABLE 31-41: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS** 

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions	
PM11	Twr	PMWR Pulse Width	_	1 Трв		_		
PM12	Tovsu	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	_	2 Трв	_	_		
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	_	1 Трв	_	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

# **TABLE 31-42: OTG ELECTRICAL SPECIFICATIONS**

AC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions
USB313	VUSB	USB Voltage	3.0	_	3.6	V	Voltage on bus must be in this range for proper USB operation.
USB315	VILUSB	Input Low Voltage for USB Buffer	_	_	0.8	V	
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	_	_	V	
USB318	VDIFS	Differential Input Sensitivity	_	_	0.2	V	
USB319	VCM	Differential Common Mode Range	0.8	_	2.5	V	The difference between D+ and D- must exceed this value while VCM is met.
USB320	Zout	Driver Output Impedance	28.0	_	44.0	Ω	
USB321	VOL	Voltage Output Low	0.0	_	0.3	V	14.25 kΩ load connected to 3.6V
USB322	Voн	Voltage Output High	2.8	_	3.6	V	14.25 kΩ load connected to ground

**Note 1:** These parameters are characterized, but not tested in manufacturing.

FIGURE 31-24: EJTAG TIMING CHARACTERISTICS




TABLE 31-43: FITAG TIMING REQUIREMENTS

TABLE 31-43: EJTAG TIMING REQUIREMENTS						
AC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Indust				
Param. No.	Symbol	Description <sup>(1)</sup>	Min.	Max.	Units	Conditions
EJ1	Ттсксус	TCK Cycle Time	25	_	ns	
EJ2	Ттскнідн	TCK High Time	10	_	ns	
EJ3	TTCKLOW	TCK Low Time	10	_	ns	
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	_	ns	
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	_	ns	
EJ6	Ттрооит	TDO Output Delay Time From Falling TCK	_	5	ns	
EJ7	TTDOZSTATE	TDO 3-State Delay Time From Falling TCK	_	5	ns	
EJ8	Trrstlow	TRST Low Time	25	_	ns	
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output	_	_	ns	

Note 1: These parameters are characterized, but not tested in manufacturing.

## 32.0 PACKAGING INFORMATION

# 32.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



Example



100-Lead TQFP (14x14x1 mm)



Example



100-Lead TQFP (12x12x1 mm)



Example



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
\* This package is Pb-free. The Pb-free JEDEC designator (e3)
can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

# 32.1 Package Marking Information (Continued)

64-Lead QFN (9x9x0.9 mm)



Example



121-Lead XBGA (10x10x1.1 mm)



Example



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
\* This package is Pb-free. The Pb-free JEDEC designator (e3)
can be found on the outer packaging for this package.


**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

#### 32.2 **Package Details**

The following sections give the technical details of the packages.

# 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Units			MILLIMETERS	3
Dimer	Dimension Limits		NOM	MAX
Number of Leads	N		64	
Lead Pitch	е		0.50 BSC	
Overall Height	Α	ı	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

# 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch E			0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

# Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

# 64-Lead Plastic Quad Flat, No Lead Package (MR) - 9x9x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		64	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness			0.20 REF	
Overall Width E		9.00 BSC		
Exposed Pad Width	E2	7.05	7.15	7.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	=

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	<b>ILLIMETER</b>	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch E			0.50 BSC	
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

## Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

# 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		100	
Lead Pitch	е		0.50 BSC	
Overall Height	Α	ı	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E	16.00 BSC		
Overall Length	D		16.00 BSC	
Molded Package Width	E1		14.00 BSC	
Molded Package Length	D1	14.00 BSC		
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

## Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

# 100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

# 100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Di	imension Limits	MIN	NOM	MAX
Number of Leads	N		100	
Lead Pitch	е		0.40 BSC	
Overall Height	А	_	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		14.00 BSC	
Overall Length	D		14.00 BSC	
Molded Package Width	E1		12.00 BSC	
Molded Package Length	D1		12.00 BSC	
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.13	0.18	0.23
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

# Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

# 100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

# 121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-148A Sheet 1 of 2

# 121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





**DETAIL B** 

Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Contacts	N		121		
Contact Pitch	е		0.80 BSC		
Overall Height	Α	1.00	1.10	1.20	
Standoff	A1	0.25	0.30	0.35	
Molded Package Thickness	A2	0.55	0.60	0.65	
Overall Width	E	10.00 BSC			
Array Width	E1	8.00 BSC			
Overall Length	D	10.00 BSC			
Array Length	D1	8.00 BSC			
Contact Diameter	b		0.40 TYP		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- REF: Reference Dimension, usually without tolerance, for information purposes only.
- 3. The outer rows and colums of balls are located with respect to datums A and B.

Microchip Technology Drawing C04-148 Rev A Sheet 2 of 2

**NOTES:** 

# APPENDIX A: MIGRATING FROM PIC32MX3XX/4XX TO PIC32MX5XX/6XX/7XX DEVICES

This appendix provides an overview of considerations for migrating from PIC32MX3XX/4XX devices to the PIC32MX5XX/6XX/7XX family of devices. The code developed for the PIC32MX3XX/4XX devices can be ported to the PIC32MX5XX/6XX/7XX devices after making the appropriate changes outlined below.

# A.1 DMA

PIC32MX5XX/6XX/7XX devices do not support stopping DMA transfers in Idle mode.

# A.2 Interrupts

PIC32MX5XX/6XX/7XX devices have persistent interrupts for some of the peripheral modules. This means that the interrupt condition for these peripherals must be cleared before the interrupt flag can be cleared.

For example, to clear a UART receive interrupt, the user application must first read the UART Receive register to clear the interrupt condition, and then clear the associated UxIF flag to clear the pending UART interrupt. In other words, the UxIF flag cannot be cleared by software until the UART Receive register is read.

Table 32-1 outlines the peripherals and associated interrupts that are implemented differently on PIC32MX5XX/6XX/7XX versus PIC32MX3XX/4XX devices.

In addition, on the SPI module, the IRQ numbers for the receive done interrupts were changed from 25 to 24 and the transfer done interrupts were changed from 24 to 25.

TABLE A-1: PIC32MX3XX/4XX VS. PIC32MX5XX/6XX/7XX INTERRUPT IMPLEMENTATION DIFFERENCES

Module	Interrupt Implementation
Input Capture	To clear an interrupt source, read the Buffer Result (ICxBUF) register to obtain the number of capture results in the buffer that are below the interrupt threshold (specified by ICI<1:0> bits).
SPI	Receive and transmit interrupts are controlled by the SRXISEL<1:0> and STXISEL<1:0> bits, respectively. To clear an interrupt source, data must be written to, or read from, the SPIxBUF register to obtain the number of data to receive/transmit below the level specified by the SRXISEL<1:0> and STXISEL<1:0> bits.
UART	TX interrupt will be generated as soon as the UART module is enabled.  Receive and Transmit interrupts are controlled by the URXISEL<1:0> and UTXISEL<1:0> bits, respectively. To clear an interrupt source, data must be read from or written to the UxRXREG or UxTXREG registers to obtain the number of data to receive/transmit below the level specified by the URXISEL<1:0> and UTXISEL<1:0> bits.
ADC	All samples must be read from the result registers (ADC1BUFx) to clear the interrupt source.
PMP	To clear an interrupt source, read the Parallel Master Port Data Input/Output (PMDIN/PMDOUT) register.

# APPENDIX B: REVISION HISTORY

# **Revision A (August 2009)**

This is the initial revision of this document.

# **Revision B (November 2009)**

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

Other major changes are referenced by their respective chapter/section in Table 32-2.

TABLE B-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance USB, CAN, and Ethernet 32-bit Flash Microcontrollers"	Added the following devices:
	- PIC32MX575F256L
Microcontrollers	- PIC32MX695F512L
	- PIC32MX695F512H
	The 100-pin TQFP pin diagrams have been updated to reflect the current pin name locations (see the "Pin Diagrams" section).
	Added the 121-pin Ball Grid Array (XBGA) pin diagram.
	Updated Table 1: "PIC32MX Features"
	Added the following tables:
	- Table 2: "Pin Names: PIC32MX575F256L and PIC32MX575F512L Devices",
	- Table 3: "Pin Names: PIC32MX675F512L and PIC32MX695F512L Devices"
	- Table 4: "Pin Names: PIC32MX795F512L Device"
	Updated the following pins as 5V tolerant:
	- 64-pin QFN: Pin 36 (D-/RG3) and Pin 37 (D+/RG2)
	- 64-pin TQFP: Pin 36 (D-/RG3) and Pin 37 (D+/RG2)
	- 100-pin TQFP: Pin 56 (D-/RG3) and Pin 57 (D+/RG2)
Section 2.0 "Guidelines for Getting Started with 32-bit	Removed the last sentence of <b>Section 2.3.1 "Internal Regulator Mode"</b> .
Microcontrollers"	Removed Section 2.3.2 "External Regulator Mode"
Section 4.0 "Memory Organization"	Updated all register tables to include the Virtual Address and All Resets columns.
	Updated the title of Figure 4-1 to include the PIC32MX575F256L device.
	Updated the title of Figure 4-3 to include the PIC32MX695F512L and PIC32MX695F512H devices. Also changed PIC32MX795F512L to PIC32MX795F512H.
	Updated the title of Table 4-3 to include the PIC32MX695F512H device.
	Updated the title of Table 4-5 to include the PIC32MX575F5256L device.
	Updated the title of Table 4-6 to include the PIC32MX695F512L device.
	Reversed the order of Table 4-11 and Table 4-12.
	Reversed the order of Table 4-14 and Table 4-15.
	Updated the title of Table 4-15 to include the PIC32MX575F256L and PIC32MX695F512L devices.
	Updated the title of Table 4-45 to include the PIC32MX575F256L device.
	Updated the title of Table 4-47 to include the PIC32MX695F512H and PIC32MX695F512L devices.

# TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 12.0 "I/O Ports"	Updated the second paragraph of <b>Section 12.1.2 "Digital Inputs"</b> and removed Table 12-1.
Section 22.0 "10-bit Analog-to- Digital Converter (ADC)"	Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).
Section 28.0 "Special Features"	Removed references to the ENVREG pin in <b>Section 28.3 "On-Chip Voltage Regulator"</b> .
	Updated the first sentence of Section 28.3.1 "On-Chip Regulator and POR" and Section 28.3.2 "On-Chip Regulator and BOR".
	Updated the Connections for the On-Chip Regulator (see Figure 28-2).
Section 31.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings and added Note 3.
	Added Thermal Packaging Characteristics for the 121-pin XBGA package (see Table 31-3).
	Updated the Operating Current (IDD) DC Characteristics (see Table 31-5).
	Updated the Idle Current (IIDLE) DC Characteristics (see Table 31-6).
	Updated the Power-Down Current (IPD) DC Characteristics (see Table 31-7).
	Removed Note 1 from the Program Flash Memory Wait State Characteristics (see Table 31-11).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics, changing SP52 to SP35 between the MSb and Bit 14 on SDOx (see Figure 31-13).
Section 32.0 "Packaging Information"	Added the 121-pin XBGA package marking information and package details.
"Product Identification System"	Added the definition for BG (121-lead 10x10x1.1 mm, XBGA).
	Added the definition for Speed.

NOTES:

# **INDEX**


A	MPLAB PM3 Device Programmer	176
AC Characteristics	MPLAB REAL ICE In-Circuit Emulator System	175
Internal RC Accuracy	MPLINK Object Linker/MPLIB Object Librarian	174
AC Electrical Specifications	N	
Parallel Master Port Read Requirements215		
Parallel Master Port Write Requirements216	Non-Maskable Traps	110
Parallel Slave Port Requirements	0	
Assembler		100
MPASM Assembler174	Open-Drain Configuration	122
В	P	
В	Packaging	219
Block Diagrams	Details	
A/D Module141	PIC32MX Family USB Interface Diagram	
Comparator I/O Operating Modes147	Pinout I/O Descriptions (table)	
Comparator Voltage Reference	Power-on Reset (POR)	
Connections for On-Chip Voltage Regulator	and On-Chip Voltage Regulator	163
Input Capture	S	
JTAG Compliant Application Showing		
Daisy-Chaining of Components164 Output Compare Module129	Serial Peripheral Interface (SPI) 107, 117, 131, 137,	
Reset System107	Software Simulator (MPLAB SIM)	
RTCC	Special Features	153
Type B Timer	T	
UART 135	Timer1 Module	125
WDT162	Timing Diagrams	120
Brown-out Reset (BOR)	10-bit A/D Conversion (CHPS = 01, SIMSAM = 0,	
and On-Chip Voltage Regulator163	ASAM = 0, SSRC = 000)	212
C	ECAN I/O	
	I2Cx Bus Data (Master Mode)	200
C Compilers	I2Cx Bus Data (Slave Mode)	203
MPLAB C18174	I2Cx Bus Start/Stop Bits (Master Mode)	200
Comparator	I2Cx Bus Start/Stop Bits (Slave Mode)	
Operation	Input Capture (CAPx)	
Comparator Voltage Reference Configuring150	OC/PWM	
CPU Module	Output Compare (OCx)	
	Parallel Master Port Write	
D	Parallel Slave Port	
DC Characteristics	SPIx Master Mode (CKE = 0)	
I/O Pin Input Specifications182	SPIx Slave Mode (CKE = 1)	
I/O Pin Output Specifications183	SPIx Slave Mode (CKE = 1)	
Idle Current (IIDLE)180	Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	
Operating Current (IDD)179	Transmission (8-bit or 9-bit Data)	
Power-Down Current (IPD)181	Timing Requirements	
Program Memory	CLKO and I/O	189
Temperature and Voltage Specifications	Timing Specifications	
Development Support	CAN I/O Requirements	
E	I2Cx Bus Data Requirements (Master Mode)	201
Electrical Characteristics177	I2Cx Bus Data Requirements (Slave Mode)	204
AC	Output Compare Requirements	
Errata	Simple OC/PWM Mode Requirements	
	SPIx Master Mode (CKE = 0) Requirements	
F	SPIx Master Mode (CKE = 1) Requirements	
Flash Program Memory105	SPIx Slave Mode (CKE = 1) Requirements	198
RTSP Operation105	U	
Ĭ	UART Reception	136
I/O Ports121, 135	V	
Parallel I/O (PIO)		400
	Voltage Reference Specifications	
M	Voltage Reference SpecificationsVoltage Regulator (On-Chip)	
MPLAB ASM30 Assembler, Linker, Librarian	Voltage (Vegalator (OTPOTIP)	100

# W

Watchdog Timer	
Operation	162
WWW. On-Line Support	21

# **Product Identification System**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.





# WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

**Toronto** 

Mississauga, Ontario,

Canada Tel: 905-673-0699

Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100

Fax: 86-10-8528-2104 China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370 Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

## **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09