STM32F3 DAC

Cuauhtémoc Carbajal 24/10/2013


DAC1 Introduction

- The DAC module is a 12-bit, voltage output digital-to-analog converter.
- The DAC can be configured in 8- or 12-bit mode and may be used in conjunction with the DMA controller.
- In 12-bit mode, the data could be left- or right-aligned. An input reference voltage, VREF+ (shared with ADC) is available.
- The output can optionally be buffered for higher current drive.
- The devices features one DAC, DAC1, with two 12-bit channels:
 - DAC1 channel output 1, DAC1_OUT1
 - o DAC1 channel output 2, DAC1_OUT2
- The two channels can be used independently or simultaneously when both channels are grouped together for synchronous update operations (dual mode).

DAC1 main features

- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Independent or simultaneous conversions (dual mode only)
- DMA capability for each channel
- DMA underrun error detection
- External triggers for conversion
- Programmable internal buffer
- Input voltage reference, VREF+

Block Diagram



DAC1 pins

Name	Signal type	Remarks
V _{REF+}	Input, analog reference positive	The higher/positive reference voltage for the DAC, 1.8 V \leq V _{REF+} \leq V _{DDA}
V _{DDA}	Input, analog supply	Analog power supply
V _{SSA}	Input, analog supply ground	Ground for analog power supply
DAC1_OUT1/ DAC1_OUT2	Analog output signal	DAC1 channelx analog output

- Once DAC1 channels is enabled, the corresponding GPIO pin (PA4 or PA5) is automatically connected to the analog converter output (DAC1_OUTx).
- In order to avoid parasitic consumption, the PA4 or PA5 pin should first be configured to analog (AIN).

DAC registers

Off		
00	DAC_CR	DAC control register
04	DAC_SWTRIGR	DAC software trigger register
08	DAC_DHR12R1	DAC channel1 12-bit right-aligned data holding register
0C	DAC_DHR12L1	DAC channel1 12-bit left aligned data holding register
10	DAC_DHR8R1	DAC channel1 8-bit right aligned data holding register
14	DAC_DHR12R2	DAC channel2 12-bit right-aligned data holding register
18	DAC_DHR12L2	DAC channel2 12-bit left aligned data holding register
1C	DAC_DHR8R2	DAC channel2 8-bit right aligned data holding register
20	DAC_DHR12RD	Dual DAC 12-bit right-aligned data holding register
24	DAC_DHR12LD	DUAL DAC 12-bit left aligned data holding register
28	DAC_DHR8RD	DUAL DAC 8-bit right aligned data holding register
2C	DAC_DOR1	DAC channel1 data output register
30	DAC_DOR2	DAC channel2 data output register
34	DAC_SR	DAC status register

•6

DAC Registers

Register name	31	30	59	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	-	0				
DAC_CR	Res.	Res.	DMAUDRIE2	DMA EN2		MAMDofo.01	[5:0] Z INCIN		WAVE2[1-0]		TSEI of to 1	2:-12	TSEL20	TEN2	BOFF2	EN2	Res.	Res.	DMAUDRIE1	DMAEN1		MAMP1[3:0]	[2:2]		MAVET4 -014	160.113 vavv		TSEL1[2:0]		TEN1	BOFF1	EN1				
Reset value			0	0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0				
DAC_ SWTRIGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Hes.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SWTRIG2	o SWTRIG1				
		L.	L.	L.			_		<u> </u>					L.	L.				L.	L.				L	<u> </u>						0	0				
2R1	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Bes	Res	Res	Res	Res	Res	Res	Res	Res				[DAC	C1D)HR	[11:0	:0]							
Reset value																					0	0	0	0	0	0										
DAC_DHR1 2L1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.					AC	C1D	HR	[11:	0]				Res.	Res.	Res.	Res.				
Reset value															Г		0	0	0	0	000000000															
DAC_DHR8	Res.	Jes.	Res.	Res.	Res.	Res.	Ses.	Res.	Res.	Res.	Res.	Jes.	Ses.	Jes.	Res.	Res.	Ses.	Res.	Jes.	Res.	+.+.+.+.+								HR	7:0]					
Reset value		-			-	-	-	_			_			-				-					1		0	0	0	0	0	0	0	0				
DAC_DHR1 2R2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				[DAC	C2D	HR	[11:0								
Reset value																					0	0	0	0	0	0	0	0	0	0	0	0				
DAC_DHR1 2L2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.					AC	C2D	HR	[11:	0]		l		Res.	Res.	Res.	Res.				
Reset value																	0	0	0	0	0	0	0	0	0	0	0	0				Г				
DAC_DHR8 R2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		-	DAC	C2E	DHR[7:0]							
Reset value																									0	0	0	0	0	0	0	0				
DAC_DHR1 2RD	Res.	Res.	Res.	Res.					AC	C2E	HR	[11:0	0]				Res.	Res.	Res.	Res.				[DAC	C1D	HR	[11:0	:0]							
Reset value					0	0	0	0	0	0	0	0	0	0	0	0					0	0	0	0	0	0	0	0	0	0	0	0				
DAC_DHR1 2LD					DAC	C2E	HR	[11:	0]				Res.	Res.	Res.	Res.					AC	C1D	HR	[11:	0]				Res.	Res.	Res.	Res.				
Reset value	0	0	0	0	0	0	0	0	0	0	0	0					0	0	0	0	0	0	0	0	0	0	0	0				П				
DAC_DHR8 RD	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		ı	DAC	C2[OHR	[7:0]			[DAC	C1E	DHR[7:0]							
Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
DAC_DOR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DACC1DOR[11:0])]							
Reset value																					0	0	0	0	0	0	0	0	0	0	0	0				
DAC_DOR2	Res.	S S S S S S S S S S S S S S S S S S S												[11:0)]																					
Reset value																					0	0	0	0	0	0	0	0	0	0	0	0				
DAC_SR	Res.	Res.	MAUDR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MAUDR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				
Reset value			0																0																	
	DAC_CR Reset value DAC_SWTRIGR Reset value DAC_DHR1 2R1 Reset value DAC_DHR1 2L1 Reset value DAC_DHR1 2R2 Reset value DAC_DHR1 2R2 Reset value DAC_DHR1 2R2 Reset value DAC_DHR1 2L2 Reset value DAC_DHR1 2RD Reset value DAC_DHR3 RD Reset value DAC_DHR8 RD Reset value DAC_DOR1 Reset value DAC_DOR1 Reset value DAC_DOR2 Reset value	DAC_CR Reset value DAC_DHR1 2R1 Reset value DAC_DHR1 2R1 Reset value DAC_DHR1 2R2 Reset value DAC_DHR1 2R0 Reset value DAC_DR1 2R0 Reset value DAC_DOR1 2R0 Reset value DAC_SR 2R0	DAC_CR SWTRIGR SWTRIGHT SWTRIG	Reset value DAC_DHR1 2R2 88 88 88 88 88 88 88 88 88 88 88 88 88	DAC_CR Reset value DAC_DHR1 2L1 Reset value DAC_DHR1 2L1 Reset value DAC_DHR1 2L1 Reset value DAC_DHR1 2L1 Reset value DAC_DHR1 2R1 Reset value DAC_DHR1 2R2 Reset value DAC_DHR1 2R3 Reset value DAC_DR1 Reset value DAC_DR2 Reset value DAC_DR3 Reset value DAC_DR3 Reset value DAC_DR4 Reset value DAC_DR5 Reset value DAC_DR7 Reset value DAC_DR7 Reset value DAC_DR8 R9	DAC_CR See S	DAC_DHR1 2R 2R 2R 2R 2R 2R 2R	DAC_CR	DAC_CR	DAC_CR See S	DAC_CR S	DAC_CR See S	DAC_CR See	DAC_CR See	DAC_CR S	DAC_CR S	DAC_CR See	DAC_CR See	DAC_CR See	DAC_CR	DAC_CR State Sta	DAC_CR State Sta	DAC_CR State Sta	DAC_CR Seest value DAC_DHR1 Seest value DAC_DR1 Se	DAC_CR Street value DAC_DHR Reset value DAC_DR Rese	DAC_DHR: 2	Name	DAC_DRR1 20 20 20 20 20 20 20 2	Table Tabl	DAC_DRF1 2	DAC_CRR 2	DAC_ORN Column Column				

DAC Control Register: main bits

Name	Description	Operation
WAVEx[1:0]	DAC channelx noise/triangle wave generation enable	00: Wave generation disabled01: Noise wave generation enabled1x: Triangle wave generation enabled
BOFFx	DAC channelx output buffer disable	0: DAC channelx output buffer enabled1: DAC channel1 output buffer disabled
ENx	DAC channel1 enable	0: DAC channel1 disabled 1: DAC channel1 enabled

DAC conversion

- The DAC channels data output register (DAC_DORx) cannot be written directly.
- Any data transfer to the DAC channels must be performed by loading the DAC_DHRx register (write to DAC_DHR8Rx, DAC_DHR12Lx, DAC_DHR12Rx).
- Data stored in the DAC_DHRx register are automatically transferred to the DAC_DORx register after one APB1 clock cycle, if no hardware trigger is selected (TENx bit in DAC_CR register is reset).

DAC output voltage

- Digital inputs are converted to output voltages on a linear conversion between 0 and VDDA.
- The analog output voltages on each DAC channel pin are determined by the following equation:

DAC output=
$$V_{DD} \frac{DOR}{4095}$$