TRISTAN

This repository contains the CV32E40X core and all additional material for an FPGA implementation.

Setup

To run simulation and perform synthesis you need to have the latest versions of the following open source tools:

OSS CAD Suite

• Install the latest build of the oss-cad-suite.

SV2V

• You will need sv2v. Either build the latest release or download the artifacts. Place the binary inside the bin/ folder of your oss-cad-suite installation.

RISC-V Compiler Toolchain

• To compile the firmware you will need the RISC-V toolchain. Head over to RISC-V GNU Compiler Toolchain and clone the latest release with the --recurse-submodules flag.
• After cloning the repo you must configure the cross-compiler for the RV32IA architecture. Run:

  sudo ./configure --prefix=/opt/riscv --with-arch=rv32ia

• Build the compiler for the newlib target using make

To enable all tools, add /opt/riscv/riscv32-unknown-elf/bin and /opt/riscv/bin and /usr/src/oss-cad-suite/bin to your PATH variable

Instructions

Compile the firmware:

make firmware

Compile the core (sv2v conversion):

make core/cv32e40x_yosys.v

Run the simulation:

make

---

To cleanup the files:

make cleanall