

INSTITUTE OF INFORMATION TECHNOLOGY JAHANGIRNAGAR UNIVERSITY

Number of Lab Report: 01

Name of Lab Report : D flip flop (7474) truth table visualization.

Course Tittle : Digital Logic Design Lab

Course Code : ICT - 2104

Submission Date : 11/02/2021

Submitted To

Dr. Md. Sazzadur Rahman

Assistant Professor

IIT-JU

Submitted By

MD. Shakil Hossain

Roll - 2023


2nd year 1st Semester

IIT – JU

Theory: - D flip-flop ane used as a fant of memory storage elements and data processors as well D flip-flop can be built using NAND gate or with NOR gate. Due to its Vensatifily they are available as Ic Packages. The major applications of D flip-flop are to introduce delay in liming circuit as a buffer Sampling data of Specific intervals. D flip-flop is simpler in terms of wining connection companed to Jk flip-flop. Here we are using NAND gates for demonstrating the D flip-flop.

Whenever the clock signal is low the input is never going to affact the output state. The clock has to be high for the input to get active. Thus D Hip-Hop is a Controlled Bi-Stable latch where the clock signal is the Control signal.

Again this gets divided into Positive edge friggred D flip-flop and negetive edge triggred D flip-flop. Thus the output has two stable based on the inputs which have been discussed below.



Truth table for the D type flip-flop:

CLK	D	Q	ā	pesemiption
1>>>0	×	a	ā	memory No Change
1>>1	0	0	1	Reset a>>0
1>>1	1 41	-600	0	Set 0>>1

Note that: I and I indicates direction of clock Pulse as it is assumed D-type flip-flop are edge triggered.

Apparatus:-

- 1. IC SN 74LS 74AN
- 2. Power Sounce
- 3. LED
- 4. Breadboard
- 5. Connection wires




Figure: - 7474 circuit diagram.

Connection wines

SINT STATE

Pin Diagnam:- 1 to be like the

0000:1109




figure: 7474 Pin diagram.

Working Procedure: The buttons D. DR, elk, ch are the inputs for the O flip flop. The two led a and a nepnesent the output states of the flip-flop. The Power source acts as the input to the Voltage The Power Source output is used as the Vee and Pin supply to the Ic.

Thus for different input at D the Correst Ponding output can be Seen through led a and ā.

The Pins Clk, Cl, D and Pr are normally Pulled down in initial State as shown below. Itence input default state will be Low across all Pins. Thus the initial State according to the truth table is as shown above. Q = 1, Q = 0.

State 1:

Clock-low, D-0, PR-0, CL-1, Q-0, Q-1

For the State 1 inputs the led glows indicating
the Q to be low. As set to high Q is

reset to 0 and can be seen above.

There source and as the input to the votter

State 2: clock-low D-O, PR-1 CL-1, Q-O, Q-1

For the State 1 inputs the led glows indicating the Q. The Red and green led glows indicating the Q and Q to be high initially. When the PR and CL are Pulled down on neleasing the buttons the States goes to clear.

State 3:
Clock-low, D-0, PR-1, CL-0, Q-1, Q-D.

For the State 3 inputs the green led glows indicating the Q to be high are ned led to be low. As discussed above when Preset is set to high. Q is set to 1 and Can be seen above.

State 4: - clock-High, D-0, PR-0. cl-0, Q-0, Q-1

For the state 4 inputs the led of red be glows

Indicating the Q to be high and green led

Shows Q to be low.

This state is stable and stays there until the next clock and input. Since the clock is low to high edge triggened D input button should be knessed befor. Pressing the clock button.

8505-1109.

clock-High, D-1, PR-0, cL-0, Q-1, Q-0.

For the state 5 inputs the green led glows indicating the Q to be High and ned led to be low. This State is also stable and Stay there until the next clock and input. Since the clock is low to High edge triggned D input button should be Pressed before Pressing the clock button.

I ad how to but not strugging is about out

indicating the de le high sort gritaribut

Discussion: - the D flip-flop tracks the input making transition with match those of the input D. the D Stands for "data" this flip-flop stones the value that is on the data line. It can be thought of as a basic memory cell. A D flip-flop can be made from a Set/nest flip-flop by typing the Set to the reset through an inventer. The sesult made by clocked.

Reference: -

- 1. Digital System Principles twelve edition Ronald J. Tocci.
- 2. www. Electrical Tutorial. Com
- 3. WWW. Electrical-Cab-Tutorial. Com [Ausece date: 10/02/2021.