



INSTITUTE OF INFORMATION TECHNOLOGY
JAHANGIRNAGAR UNIVERSITY

Number of Lab Report : 01

Name of Lab Report : D flip flop (7474) truth table visualization.

Course Title : Digital Logic Design Lab

Course Code : ICT – 2104

Submission Date : 11/02/2021

Submitted To

Dr. Md. Sazzadur Rahman

Assistant Professor

IIT – JU

Submitted By

MD. Shakil Hossain

Roll – 2023


2nd year 1st Semester

IIT – JU

Theory :- D Flip-flop are used as a Part of memory Storage elements and data Processors as well D flip-flop can be built using NAND gate or with NOR gate. Due to its Versatifiity they are available as IC Packages. The major applications of D flip-flop are to introduce delay in timing circuit. as a buffer Sampling data of Specific intervals. D flip-flop is simpler in terms of wiring Connection Compared to JK flip-flop. Here we are using NAND gates for demonstrating the D flip-flop.

Wherever the clock signal is low the input is never going to affect the output state. The clock has to be high for the input to get active. Thus D flip-flop is a Controlled Bi-Stable latch where the clock signal is the Control signal.

Again this gets divided into Positive edge triggered D flip-flop and negative edge triggered D flip-flop. Thus the output has two stable based on the inputs which have been discussed below.



Symbol

Circuit

Truth table for the D-type flip-flop:-

CLK	D	Q	\bar{Q}	Description
$\downarrow \gg 0$	x	Q	\bar{Q}	memory No change
$\uparrow \gg 1$	0	0	1	Reset Q $\gg 0$
$\uparrow \gg 1$	1	1	0	Set Q $\gg 1$

Note that: \downarrow and \uparrow indicates direction of clock pulse as it is assumed D-type flip-flop are edge triggered.

Apparatus:-

1. IC SN 74LS 74AN
2. Power Source
3. LED
4. Breadboard
5. Connection wires

Circuit diagram:-




Figure:- 7474 circuit diagram.


Pin Diagram:-

figure: 7474 Pin diagram.

Working Procedure:

The buttons D, DR, CLK, CL are the inputs for the D flip-flop. The two led Q and \bar{Q} represent the output states of the flip-flop. The Power source acts as the input to the voltage. The Power source output is used as the Vcc and Pin supply to the IC.

Thus for different input at D the Corresponding output can be seen through led Q and \bar{Q} .

The Pins CLK, CL, D and PR are normally pulled down in initial state as shown below. Hence input default state will be Low across all Pins. Thus the initial state according to the truth table is as shown above. $Q=1, \bar{Q}=0$.

State 1:

Clock - low, D - 0, PR - 0, CL - 1, Q - 0, \bar{Q} - 1

For the State 1 inputs the led glows indicating the \bar{Q} to be low. As set to high, Q is reset to 0 and can be seen above.

State 2:- clock-low, D-0, PR-1, CL-1, Q-0, \bar{Q} -1

For the State 1 inputs the led glows indicating the \bar{Q} . The Red and green led glows indicating the Q and \bar{Q} to be high initially. When the PR and CL are pulled down on releasing the buttons the States goes to clear.

State 3:- Clock-low, D-0, PR-1, CL-0, Q-1, \bar{Q} -0.

For the State 3 inputs the green led glows indicating the Q to be high and red led to be low. As discussed above when Preset is set to high. Q is set to 1 and can be seen above.

State 4:- clock-High, D-0, PR-0, CL-0, Q-0, \bar{Q} -1

For the state 4 inputs the led of red be glows indicating the \bar{Q} to be high and green led shows Q to be low.

8505-1129

Roll-2023

This state is stable and stays there until the next clock and input. Since the clock is low to high edge triggered D input button should be pressed before. Pressing the clock button.

State 5:

clock-High, D-1, PR-0, CL-0, Q-1, \bar{Q} -0.

For the state 5 inputs the green led glows indicating the Q to be High and red led to be low. This state is also stable and stay there until the next clock and input. Since the clock is low to High edge triggered D input button should be pressed before Pressing the clock button.

Discussion:- The D flip-flop tracks the input making transition with match those of the input D. The D stands for "data" this flip-flop stores the value that is on the data line. It can be thought of as a basic memory cell. A D flip-flop can be made from a set/reset flip-flop by tying the set to the reset through an inverter. The result made by clocked.

Reference:-

1. Digital System Principles twelve edition
Ronald J. Tocci.

2. www.Electrical-Tutorial.Com

3. www.Electrical-Lab-Tutorial.Com

[Ausece date: 10/02/2021.]