### BANGLADESH UNIVERSITY OF ENGINEERING AND TECHNOLOGY



# **ASSIGNMENT**

On Modified Simple As Possible Computer (MSAP-2015)

#### **PHASE-I SUBMISSION**

Course: EEE 315

**Microprocessor and Interfacing** 

#### Submitted to:

Shuvro Chowdhury Assistant Professor, Department of EEE, BUET

### Submitted by:

Name: MD. SHAMIM HUSSAIN


Student No.:1106032

Level: 3 Term: II

Section: A

Department: EEE

### Block Diagram:



#### **ALU Opcodes:**

Opcode: S <sub>∪</sub> [2-	$S_{U2} S_{U1}$	Operation	Load Flags	$ar{\mathbf{L}}_{\mathbf{F}}$
0]	S <sub>U0</sub>			
0	000	Z (High Impedance/Disabled)	No	1
1	001	Logic: B	Yes	0
2	010	Logic: A + B	Yes	0
3	011	Logic: AB	Yes	0
4	100	$Logic: A \oplus B$	Yes	0
5	101	Rotate Left with carry: B	Yes	0
6	110	Arithmatic: A + B	Yes	0
7	111	Arithmatic: A - B	Yes	0

NB: The S<sub>U</sub> signal determines whether the ALU is enabled and whether the Flags register loads.

### Program Counter Select Pins:

Opcode: S <sub>P</sub> [1-0]	$S_{P1} S_{P0}$	Operation
0	00	Disabled
1	01	Enabled
2	10	Count Up
3	11	Load

#### Stack Pointer Select Pins:

Opcode: S <sub>s</sub> [1-0]	$S_{S1} S_{S0}$	Operation
0	00	Disabled
1	01	Enabled
2	10	Count Down [Moves Up]
3	11	Count Up [Moves Down]

### Additional Control Signals:

<u>H: Connect High Signal:</u> Controls whether corresponding element (RAM/ TMP EX) is connected to the lower or upper 8-bit of W bus. H=0 and 1 connects the element to the lower and upper 8 bit respectively. Read and write is performed accordingly.

When H=1, TMP EX and TMP combine to connect as a 16 bit register with the W bus. Otherwise both TMP EX and TMP are connected to lower 8 bit of the W bus.

<u>W: Wait Signal:</u> Freezes the T state by stopping the ring and presettable counters and makes the CPU wait for input until Ready=1 at the positive edge of the clock. When W is turned off the Acknowledge signal is turned on at the next positive clock edge which is turned off when Ready=0.

**<u>H</u><sub>LT</sub>: Halt:** Halts processing by turning off the clock. *Not part of the control word.* 

Nop: No Operation: marks the end of the variable machine cycle. Part of the control word.

# Microprogramming:

# Fetch Cycle:

T State	Active Signals	$egin{aligned} Microinstruction \ [S_SS_P  L_IL_M \ \overline{WE} \ \overline{CE}  \overline{L}_AE_A\overline{L}_BE_B \ L_O^*E_{IN}L_T^*E_T  HSu  N_{OP}WL_{TX}E_{TX}] \end{aligned}$
T <sub>1</sub>	$Sp = 1, \overline{L}_M$	1BAA00
T <sub>2</sub>	$\overline{CE}$ , $L_I$ , $Sp=2$	26AA00

# Execution Cycle:

Op Code	Instruction	T State	Active Signals	Microinstruction $[S_SS_P \ L_IL_M \overline{WE} \overline{CE} \ \overline{L}_AE_A\overline{L}_BE_B \ L_O^*E_{IN}L_T^*E_T \ HSu \ N_{OP}WL_{TX}E_{TX}]$		
00	JZ	CONDITION: ZF=0				
		T <sub>3</sub>	$N_{OP}$	0FAA08		
		CONDITION: ZF=1				
		T <sub>3</sub>	$Sp=1, \overline{L}_M$	1BAA00		
		T <sub>4</sub>	$\overline{CE}$ , $\overline{L}_T$ , $Sp=2$	2EA800		
		<b>T</b> <sub>5</sub>	$Sp = 1, \overline{L}_M$	1BAA00		
		T <sub>6</sub>	$H, \overline{CE}, E_{T_j} Sp = 3$	3EAB80		
		T <sub>7</sub>	$N_{OP}$	0FAA08		
01	NOT B	T <sub>4</sub>	$E_B$ , $ar{L}_T$	0FB800		
		T <sub>5</sub>	$S_U = 1, \bar{L}_B$	0F8A10		
		T <sub>6</sub>	$N_{OP}$	0FAA08`		
02	<b>Call</b> [Address]	T <sub>3</sub>	$Sp = 1, \overline{L}_M$	1BAA00		
		T <sub>4</sub>	$\overline{CE}$ , $\overline{L}_T$ , $Sp=2$	2EA800		
		T <sub>5</sub>	$Sp = 1, \overline{L}_M$	1BAA00		
		T <sub>6</sub>	$\overline{CE}$ , $L_{TX}$ , $Sp = 2$ , $Ss = 2$	AEAA02		
		T <sub>7</sub>	$Ss = 1, \bar{L}_M$	4BAA00		
		T <sub>8</sub>	$H, \overline{CE}, \overline{WE}, Sp = 1, Ss = 2$	9CAA80		
		<b>T</b> <sub>9</sub>	$Ss = 1, \overline{L}_M$	4BAA00		

		T <sub>10</sub>	$\overline{CE}$ , $\overline{WE}$ , $Sp = 1$	1CAA00
	-	T <sub>11</sub>	$H, E_{TX}, E_{T}, Sp = 3$	3FAB81
		T <sub>12</sub>	N <sub>OP</sub>	0FAA08
03	RET	T <sub>3</sub>	$Ss = 1, \overline{L}_M$	4BAA00
		T <sub>4</sub>	$\overline{CE}, \overline{L}_T, Ss = 3$	CEA800
		<b>T</b> <sub>5</sub>	$Ss = 1, \bar{L}_M$	4BAA00
	-	T <sub>6</sub>	$H, \overline{CE}, E_T, Sp = 3, Ss = 3$	FEAB80
	-	T <sub>7</sub>	$N_{OP}$	0FAA08
04	MOV B, byte	T <sub>3</sub>	$Sp = 1, \bar{L}_M$	1BAA00
		T <sub>4</sub>	$\overline{CE}$ , $\overline{L}_B$ , $Sp=2$	2E8A00
		<b>T</b> <sub>5</sub>	$N_{OP}$	0FAA08
05	HLT	T <sub>3</sub>	Н <sub>LT</sub>	-
06	MOV A, [address]	T <sub>3</sub>	$Sp = 1, \bar{L}_M$	1BAA00
	[add: css]	T <sub>4</sub>	$\overline{CE}$ , $\overline{L}_T$ , $Sp=2$	2EA800
		<b>T</b> <sub>5</sub>	$Sp = 1, \bar{L}_M$	1BAA00
		T <sub>6</sub>	$H, \overline{CE}, E_{T,} \overline{L}_{M}, Sp = 2$	2AAB80
		T <sub>7</sub>	$\overline{CE}$ , $\overline{L}_A$	0E2A00
		T <sub>8</sub>	$N_{OP}$	0FAA08
07	PUSH A	T <sub>3</sub>	Ss = 2	8FAA00
		T <sub>4</sub>	$Ss = 1, \bar{L}_M$	4BAA00
		T <sub>5</sub>	$\overline{CE}$ , $\overline{WE}$ , $E_A$	0CEA00
		T <sub>6</sub>	$N_{OP}$	0FAA08
08	OUT A	T <sub>3</sub>	$L_{O}^{-}, E_{A}$	0FE200
		T <sub>4</sub>	N <sub>OP</sub>	0FAA08

09	TEST <b>A</b> ,	T <sub>3</sub>	$Sp=1, ar{L}_M$	1BAA00
	[Address]	T <sub>4</sub>	$\overline{CE}$ , $\overline{L}_T$ , $Sp = 2$	2EA800
		T <sub>5</sub>	$Sp = 1, \overline{L}_M$	1BAA00
		T <sub>6</sub>	$H, \overline{CE}, E_{T,} \overline{L}_{M}, Sp = 2$	2AAB80
	-	T <sub>7</sub>	$\overline{\mathit{CE}}$ , $\overline{\mathit{L}}_T$	0EA800
	-	T <sub>8</sub>	$E_A, L_{TX}$	0FEA02
		T <sub>9</sub>	Su = 3	0FAA30
		T <sub>10</sub>	$N_{OP}$	0FAA08
0A	IN B	T <sub>3</sub>	W	0FAA04
	_	T <sub>4</sub>	$E_{IN}, \overline{L}_{B}$	0F8E00
	_	T <sub>5</sub>	$N_{OP}$	0FAA08
0B	POP [address]	T <sub>3</sub>	$Ss = 1, \overline{L}_M$	4BAA00
		T <sub>4</sub>	$\overline{CE}, L_{TX}, Ss = 3$	CEAA02
		T <sub>5</sub>	$Sp = 1, \overline{L}_M$	1BAA00
		T <sub>6</sub>	$\overline{CE}, \overline{L}_T, Sp = 2$	2EA800
		T <sub>7</sub>	$Sp = 1, \overline{L}_M$	1BAA00
		T <sub>8</sub>	$H, \overline{CE}, E_{T_i} \overline{L}_M, Sp = 2$	2AAB80
	_	<b>T</b> 9	$\overline{CE}$ , $\overline{WE}$ , $E_{TX}$	0CAA01
	_	T <sub>10</sub>	$N_{OP}$	0FAA08
0C	SUB A, B	T <sub>3</sub>	$E_A, L_{TX}$	0FEA02
	_	T <sub>4</sub>	$E_B$ , $\overline{L}_T$	0FB800
		T <sub>5</sub>	$S_U = 7, \bar{L}_A$	0F2A70
		T <sub>6</sub>	$N_{OP}$	0FAA08
0D	XCHG	T <sub>3</sub>	$Sp = 1, \overline{L}_M$	1BAA00
	[address], B	T <sub>4</sub>	$\overline{CE}$ , $\overline{L}_T$ , $Sp = 2$	2EA800

		T <sub>5</sub>	$Sp = 1, \overline{L}_M$	1BAA00
		15	$Sp-1,L_M$	IBAAUU
		T <sub>6</sub>	$H, \overline{CE}, E_{T_i} \overline{L}_M, Sp = 2$	2AAB80
		T <sub>7</sub>	$\overline{CE}$ , $\overline{L}_T$	0EA800
		T <sub>8</sub>	$\overline{CE}$ , $\overline{WE}$ , $E_B$	0CBA00
		<b>T</b> <sub>9</sub>	$E_T, \overline{L}_B$	0F8B00
		T <sub>10</sub>	$N_{OP}$	0FAA08
0E	RCL A	T <sub>3</sub>	$E_A$ , $L^{\ T}$	OFE800
		T <sub>4</sub>	$Su = 5, L_A^-$	0F2A50
		<b>T</b> <sub>5</sub>	$N_{OP}$	0FAA08
OF	XOR [address], B	T <sub>3</sub>	$Sp=1, \overline{L}_M$	1BAA00
		T <sub>4</sub>	$\overline{CE}, \overline{L}_T, Sp = 2$	2EA800
		T <sub>5</sub>	$Sp=1, \overline{L}_M$	1BAA00
		<b>T</b> <sub>6</sub>	$H, \overline{CE}, E_{T,} \overline{L}_M, Sp = 2$	2AAB80
		T <sub>7</sub>	$H,\overline{CE},L_{TX},E_{B},\overline{L}_{T}$	0EB882
		T <sub>8</sub>	$S_U = 4, \overline{CE}, \overline{WE}$	0CAA40
		T <sub>9</sub>	$N_{OP}$	0FAA08