

BANGLADESH UNIVERSITY OF ENGINEERING AND TECHNOLOGY



ASSIGNMENT

On Modified Simple As Possible Computer (MSAP-2015)

PHASE-I SUBMISSION

Course: **EEE 315**
Microprocessor and Interfacing


Submitted to:

Shuvro Chowdhury
Assistant Professor,
Department of EEE,
BUET

Submitted by:

Name: MD. SHAMIM HUSSAIN
Student No.:1106032
Level: 3 Term: II
Section: A
Department: EEE

Block Diagram:



ALU Opcodes:

Opcode: $S_U[2-0]$	$S_{U2} S_{U1} S_{U0}$	Operation	Load Flags	\bar{L}_F
0	000	Z (High Impedance/Disabled)	No	1
1	001	<i>Logic: B</i>	Yes	0
2	010	<i>Logic: $A + B$</i>	Yes	0
3	011	<i>Logic: AB</i>	Yes	0
4	100	<i>Logic: $A \oplus B$</i>	Yes	0
5	101	<i>Rotate Left with carry: B</i>	Yes	0
6	110	<i>Arithmetic: $A + B$</i>	Yes	0
7	111	<i>Arithmetic: $A - B$</i>	Yes	0

NB: The S_U signal determines whether the ALU is enabled and whether the Flags register loads.

Program Counter Select Pins:

Opcode: $S_P[1-0]$	$S_{P1} S_{P0}$	Operation
0	00	Disabled
1	01	Enabled
2	10	Count Up
3	11	Load

Stack Pointer Select Pins:

Opcode: $S_S[1-0]$	$S_{S1} S_{S0}$	Operation
0	00	Disabled
1	01	Enabled
2	10	Count Down [Moves Up]
3	11	Count Up [Moves Down]

Additional Control Signals:

H: Connect High Signal: Controls whether corresponding element (RAM/ TMP EX) is connected to the lower or upper 8-bit of W bus. H=0 and 1 connects the element to the lower and upper 8 bit respectively. Read and write is performed accordingly.

When H=1, TMP EX and TMP combine to connect as a 16 bit register with the W bus. Otherwise both TMP EX and TMP are connected to lower 8 bit of the W bus.

W: Wait Signal: Freezes the T state by stopping the ring and presetable counters and makes the CPU wait for input until Ready=1 at the positive edge of the clock. When W is turned off the Acknowledge signal is turned on at the next positive clock edge which is turned off when Ready=0.

H_{LT} : Halt: Halts processing by turning off the clock. *Not part of the control word.*

N_{op} : No Operation: marks the end of the variable machine cycle. *Part of the control word.*

Microprogramming:

Fetch Cycle:

T State	Active Signals	Microinstruction [$S_S S_P$ $L_I L_M$ \overline{WE} \overline{CE} $\overline{L_A} E_A \overline{L_B} E_B$ $\overline{L_O} E_{IN} \overline{L_T} E_T$ HSu $N_{OP} W L_{TX} E_{TX}$]
T ₁	$Sp = 1, \overline{L}_M$	1BAA00
T ₂	$\overline{CE}, L_I, Sp = 2$	26AA00

Execution Cycle:

Op Code	Instruction	T State	Active Signals	Microinstruction [$S_S S_P$ $L_I L_M$ \overline{WE} \overline{CE} $\overline{L_A} E_A \overline{L_B} E_B$ $\overline{L_O} E_{IN} \overline{L_T} E_T$ HSu $N_{OP} W L_{TX} E_{TX}$]
00	JZ	CONDITION: ZF=0		
		T ₃	N_{OP}	0FAA08
		CONDITION: ZF=1		
		T ₃	$Sp = 1, \overline{L}_M$	1BAA00
		T ₄	$\overline{CE}, \overline{L}_T, Sp = 2$	2EA800
		T ₅	$Sp = 1, \overline{L}_M$	1BAA00
		T ₆	$H, \overline{CE}, E_T, Sp = 3$	3EAB80
01	NOT B	T ₄	E_B, \overline{L}_T	0FB800
		T ₅	$S_U = 1, \overline{L}_B$	0F8A10
		T ₆	N_{OP}	0FAA08`
02	Call [Address]	T ₃	$Sp = 1, \overline{L}_M$	1BAA00
		T ₄	$\overline{CE}, \overline{L}_T, Sp = 2$	2EA800
		T ₅	$Sp = 1, \overline{L}_M$	1BAA00
		T ₆	$\overline{CE}, L_{TX}, Sp = 2, S_S = 2$	AEAA02
		T ₇	$S_S = 1, \overline{L}_M$	4BAA00
		T ₈	$H, \overline{CE}, \overline{WE}, Sp = 1, S_S = 2$	9CAA80
		T ₉	$S_S = 1, \overline{L}_M$	4BAA00

		T ₁₀	$\overline{CE}, \overline{WE}, Sp = 1$	1CAA00
		T ₁₁	$H, E_{TX}, E_T, Sp = 3$	3FAB81
		T ₁₂	N_{OP}	0FAA08
03	RET	T ₃	$Ss = 1, \bar{L}_M$	4BAA00
		T ₄	$\overline{CE}, \bar{L}_T, Ss = 3$	CEA800
		T ₅	$Ss = 1, \bar{L}_M$	4BAA00
		T ₆	$H, \overline{CE}, E_T, Sp = 3, Ss = 3$	FEAB80
		T ₇	N_{OP}	0FAA08
04	MOV B, byte	T ₃	$Sp = 1, \bar{L}_M$	1BAA00
		T ₄	$\overline{CE}, \bar{L}_B, Sp = 2$	2E8A00
		T ₅	N_{OP}	0FAA08
05	HLT	T ₃	H _{LT}	-
06	MOV A, [address]	T ₃	$Sp = 1, \bar{L}_M$	1BAA00
		T ₄	$\overline{CE}, \bar{L}_T, Sp = 2$	2EA800
		T ₅	$Sp = 1, \bar{L}_M$	1BAA00
		T ₆	$H, \overline{CE}, E_T, \bar{L}_M, Sp = 2$	2AAB80
		T ₇	\overline{CE}, \bar{L}_A	0E2A00
		T ₈	N_{OP}	0FAA08
07	PUSH A	T ₃	$Ss = 2$	8FAA00
		T ₄	$Ss = 1, \bar{L}_M$	4BAA00
		T ₅	$\overline{CE}, \overline{WE}, E_A$	0CEA00
		T ₆	N_{OP}	0FAA08
08	OUT A	T ₃	L^-_O, E_A	0FE200
		T ₄	N_{OP}	0FAA08

09	TEST A, [Address]	T ₃	$Sp = 1, \bar{L}_M$	1BAA00
		T ₄	$\overline{CE}, \bar{L}_T, Sp = 2$	2EA800
		T ₅	$Sp = 1, \bar{L}_M$	1BAA00
		T ₆	$H, \overline{CE}, E_T, \bar{L}_M, Sp = 2$	2AAB80
		T ₇	\overline{CE}, \bar{L}_T	0EA800
		T ₈	E_A, L_{TX}	0FEA02
		T ₉	$Su = 3$	0FAA30
		T ₁₀	N_{OP}	0FAA08
0A	IN B	T ₃	W	0FAA04
		T ₄	E_{IN}, \bar{L}_B	0F8E00
		T ₅	N_{OP}	0FAA08
0B	POP [address]	T ₃	$Ss = 1, \bar{L}_M$	4BAA00
		T ₄	$\overline{CE}, L_{TX}, Ss = 3$	CEAA02
		T ₅	$Sp = 1, \bar{L}_M$	1BAA00
		T ₆	$\overline{CE}, \bar{L}_T, Sp = 2$	2EA800
		T ₇	$Sp = 1, \bar{L}_M$	1BAA00
		T ₈	$H, \overline{CE}, E_T, \bar{L}_M, Sp = 2$	2AAB80
		T ₉	$\overline{CE}, \overline{WE}, E_{TX}$	0CAA01
		T ₁₀	N_{OP}	0FAA08
0C	SUB A, B	T ₃	E_A, L_{TX}	0FEA02
		T ₄	E_B, \bar{L}_T	0FB800
		T ₅	$S_U = 7, \bar{L}_A$	0F2A70
		T ₆	N_{OP}	0FAA08
0D	XCHG [address], B	T ₃	$Sp = 1, \bar{L}_M$	1BAA00
		T ₄	$\overline{CE}, \bar{L}_T, Sp = 2$	2EA800

		T ₅	$Sp = 1, \bar{L}_M$	1BAA00
		T ₆	$H, \overline{CE}, E_T, \bar{L}_M, Sp = 2$	2AAB80
		T ₇	\overline{CE}, \bar{L}_T	0EA800
		T ₈	$\overline{CE}, \overline{WE}, E_B$	0CBA00
		T ₉	E_T, \bar{L}_B	0F8B00
		T ₁₀	N_{OP}	0FAA08
OE	RCL A	T ₃	E_A, \bar{L}_T	0FE800
		T ₄	$Su = 5, \bar{L}_A$	0F2A50
		T ₅	N_{OP}	0FAA08
OF	XOR [address], B	T ₃	$Sp = 1, \bar{L}_M$	1BAA00
		T ₄	$\overline{CE}, \bar{L}_T, Sp = 2$	2EA800
		T ₅	$Sp = 1, \bar{L}_M$	1BAA00
		T ₆	$H, \overline{CE}, E_T, \bar{L}_M, Sp = 2$	2AAB80
		T ₇	$H, \overline{CE}, L_{TX}, E_B, \bar{L}_T$	0EB882
		T ₈	$S_U = 4, \overline{CE}, \overline{WE}$	0CAA40
		T ₉	N_{OP}	0FAA08