Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Failures for s390x VXE2 with qemu #484

Open
blapie opened this issue Nov 16, 2023 · 2 comments
Open

Failures for s390x VXE2 with qemu #484

blapie opened this issue Nov 16, 2023 · 2 comments
Labels
arch bug help wanted test

Comments

@blapie
Copy link
Collaborator

blapie commented Nov 16, 2023

PR #477 pointed an issue with VXE2 with qemu.
Tests are currently disabled, thus limiting support for s390x.
Need to fix this!
@blapie blapie mentioned this issue Nov 16, 2023
Open
@blapie
Copy link
Collaborator Author

blapie commented Nov 16, 2023

Note that Jenkinsfile enabled test with the following options:

@luhenry
Copy link
Contributor

luhenry commented Nov 16, 2023

For GitHub actions, we only do Release builds, thus we hit the error. I would guess that LLVM doesn't generate the problematic instruction when in Debug mode.

blapie pushed a commit that referenced this issue Nov 20, 2023
@luhenry @GlassOfWhiskey @ericlove
Integrate RISC-V support (#477)
cea4434 
* Add support for the RISC-V Vector ISA
- RISC-V V 1.0 with (latest) intrinsics >=0.12.
- Enable bit manip extensions on RISC-V.
- Add RVVM*NOFMA configurations for determinism/bit-reproducibility across all architectures.

* Not supported yet
- DFT, QUAD, and GNUABI.
- Only upcoming versions of gcc (14+) have support for latest intrinsics. Will be supported when available in release version of gcc.

* CI Updates
- Add riscv64 CI on GitHub Actions.
- Add gcc (11 - #483) and llvm (17) builds on all architectures.
- Disable a few failing test variants, tracked in #484 and #485.
- Use same compiler versions across all builds.
- Add sysroot for dependencies.
- Nit: Reorder build-cross targets to group gcc/llvm per-arch together.

---------

Co-authored-by: GlassOfWhiskey <iacopo.c92@gmail.com>
Co-authored-by: Eric Love <eric.love@sifive.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
arch bug help wanted test
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@luhenry @blapie