Designing a Game Boy Cartridge

By emulating it with a RP2040

Sebastian Quilitz Backspace Bamberg, 2024-01-27

Chapters

- Overview RP2040
- PIO
- Designing the hardware
- Ordering the PCB
- Manufacturing the hardware
- Software Overview



Overview RP2040


What is the RP2040?

- First microcontroller designed by Raspberry Pi Foundation
- Introduced firstly in the Raspberry Pico in January 2021
- Available as single chips in small numbers since June
 2021 and broader availability in autumn/winter 2021
- Designed to be low-cost: Raspberry Pico 4\$, MCU 1\$

RP2040 Hardware Spec

- Dual Core ARM Cortex M0+
- Rated for 133 MHz (overclockable)
- 264 KB internal SRAM
- No internal Flash or EEPROM
- QSPI interface for external flash which allows XIP
- USB controller
- SPI, I2C, UART
- Programmable IO (PIO)

Why the name RP2040?




Source: RP2040 Datasheet

Programmable 10 (PIO)

PIO Overview

- Instruction set highly optimized for IO operations
- RP2040 has 2 PIO blocks
- Each PIO block has 32 instructions
- Each PIO block has 4 state machines which share the instructions
- Each state machine has 2 FIFOs for communication with ARM cores

PIO Blockdiagram



Tightly packed PIO Assembler

For example one instruction can:

in pins 8 side 1 [3]

- Read all pins at once
- Sideset (output) pins
- Delay a few cycles
- Autopush to the FIFO
- Wrap back to the beginning of instruction loop

But PIO is bad at

- Compare operations
- Conditional jumps
 - Only one pin can act as jump
- Mathematical operations


Game Boy

Game Boy Overview

- EU Release: September 1990
- Sharp LR35902 core @ 4.19 MHz
 - Similar to Zilog Z80 and Intel 8080
- Work RAM: 8KiB
- Video RAM: 8KiB
- Screen Resolution: 160x144

Game Boy Cartridge interface


Parallel bus with 16 address lines and 8 data lines @~1Mhz




Source: https://www.insidegadgets.com/2016/12/06/gbxcartread-part-1-design-and-testing-gameboy-carts/

External memory interface

- A15 and CS are special pins
- CLK is not the CPU clock but a slower fetch clock
 @~1Mhz






• T1F:


- Only when CPU accesses External Bus, Internal Bus or Internal Video Bus:
 - A0-A14 change to new address
- Only when CPU writes to External Bus:
 - #read goes high

• T1R:


- Only when CPU accesses External Bus:
 - #cs or A15 goes low



- T2F:
 - No changes
- T2R:
 - Only when CPU writes to External Bus:
 - #write goes low
 - D0-D7 get driven with the actual data



- T3F:
 - No changes
- T3R:
 - D0-D7 get sampled during read



- T4F:
 - Only when CPU writes to External Bus:
 - #write goes high
- T4R:
 - Only when CPU accesses External Bus:
 - #cs or A15 goes high
 - Only when CPU writes to External Bus:
 - D0-D7 stop being driven (pull-up resistors take over)
 - #read goes low

Gameboy Memory Map

Start	End	Description	Notes
0000	3FFF	16 KiB ROM bank 00	From cartridge, usually a fixed bank
4000	7FFF	16 KiB ROM Bank 01~NN	From cartridge, switchable bank via mapper (if any)
8000	9FFF	8 KiB Video RAM (VRAM)	In CGB mode, switchable bank 0/1
A000	BFFF	8 KiB External RAM	From cartridge, switchable bank if any
C000	CFFF	4 KiB Work RAM (WRAM)	
D000	DFFF	4 KiB Work RAM (WRAM)	In CGB mode, switchable bank 1~7
E000	FDFF	Mirror of C000~DDFF (ECHO RAM)	Nintendo says use of this area is prohibited.
FE00	FE9F	Object attribute memory (OAM)	
FEA0	FEFF	Not Usable	Nintendo says use of this area is prohibited
FF00	FF7F	I/O Registers	
FF80	FFFE	High RAM (HRAM)	
FFFF an Docs	FFFF	Interrupt Enable register (IE)	

Source: Pan Docs

Designing the hardware

Bus Translators

- RP2040 runs at 3,3V
- But Gameboy at 5 V
- Texas Instrument TXB0108
 - Bi-directional bus translator
 - Auto direction
 - 15 kV ESD protection

RGB LED

- WS2812b (Neopixel)
- 1-wire control of color & brightness

Design goals


As less components as possible


→ Mostly software defined

Design Tool




Open Source www.kicad.org







Schematic 1/2 J2 DBG_UART R5 DEBUG_UART_TX RST ADDR_BUS[0..15] R3 6 ADDR_BUS2 USB_BOOT_SEL 28 ADDR_BUS1 9 DATA_BUSO 4 DATA_BUS4 55 DATA_BUS5 +3V3 36 DATA_BUS6 GPI02 DATA_BUS7 SWCLK 24 SWCLK 38 BUS_RST LED_DIN DEBUG_UART_TX GPI027_ADC1 GPI028_ADC2 +373 U2 RP2040 GND +3V3 10k QSPI_SS> File: digital.kicad_sch Title: Size: A4



After Routing



- 4 layer PCB
 - Reduces EMC and cross-talk between the signal lines as the distance from signal to power planes is shorter
 - Is not that much more expensive than 2 layer
 - 18\$ vs 23\$ for 10 PCBs
 - Expensive part is the ENIG plating and shipping
- 0.8 mm thick
- Inner layers
 - GND
 - Power supply and signal
- ENIG (Eloctroless nickel immersion gold) as surface finish to make the edge connector longer lasting



Source: https://hillmancurtis.com/10-differences-between-hasl-and-enig-plating-methods-a-concise-comparison/

3D View



Ordering the PCB

PCB ordering


- Several online manufacturers available
- Examples:
 - PCBWay (China)
 - JLCPCB (China)
 - Eurocircuits (Hungary and Germany)
 - Aisler (Netherlands)

PCB assembly

- Solder yourself
 - Soldering iron
 - Get Stencil with PCB and reflow
- Order assembled
 - Let the PCB manufacturer do the assembly
 - Tip to save money:
 - Only SMD parts
 - Only one side

Manual assembly

PCB assembly



- Place solder paste with stencil
- Place components with tweezers
 - Microscope recommended

Bake it



Reflow

- IR oven
- Iron (for clothes)
- Pan
- Hot plates
- Pizza oven

Software

Software problems

- Timing is tight
 - --→ Fast / less instructions as possible
 - --→ Use DMA as much as possible
 - --→ Conditional bus handling must happen on PIO side
 - --→ PIO is not really designed for that
- Not enough RAM to buffer full ROM in most cases
 - --→ Must be loaded from flash in time

PIO

- Generally the following Statemachines are needed:
 - reading lower ROM
 - reading higher (bank-switched) ROM
 - reading Savegame RAM
 - writing Savegame RAM
 - Writing data back to the bus
 - "Master" statemachine to follow bus for bank switching
 - (Statemachine to control RGB LED)

Start	End	Description
0000	3FFF	16 KiB ROM bank 00
4000	7FFF	16 KiB ROM Bank 01~NN
8000	9FFF	8 KiB Video RAM (VRAM)
A000	BFFF	8 KiB External RAM

Master State Machine

```
.program gameboy bus
a15 high:
   ira set 4
.wrap target
   in pins 1; shift in RD pin
   mov y isr; store rd pin in y
        pins 17
                                   ; shift rd pin and address into ISR
   in
   in null 15; fill up ISR to trigger auto push
   wait 0 gpio PIN CLK
   jmp !y idle[7] ; Y holds read pin, skip to idle on reads
        pins 25; sample read rd pin, addr pins and data pins
       null 24; 7+17=24 shit read and addr pins out of the isr to only leave the data, trigger auto push
idle:
public entry point:
   mov isr null ; Clear ISR
   wait 1 gpio PIN CLK
   set v DELAY COUNT ADDR READ[6]
loop:
                                          ; delay to let adress pins become available
    jmp y-- loop[1]
                                          ; if A15 is high jump to high area notification
   jmp pin a15 high
   irg set 5
                                    ; set irg for A15 low, though right now nobody needs it
   .wrap ; wrap back to beginning
```

State Machines for savegame RAM

```
.program gameboy bus detect a14
      .wrap target
          wait 1 irg 4
         jmp pin idle ; jmp back to idle if A14 is high
         ira set 6
          .wrap ; wrap back to beginning
      .program gameboy bus ram
      public read wrap target:
         jmp y-- idle data
          in null 19
      public entry point:
      public write wrap target:
      idle data:
          mov isr null ; Clear ISR
         wait 1 ira 6
         jmp pin continue ; jmp back to idle if A13 is high
         jmp idle data
          in pins 1 ; shift in RD pin
         mov y isr; store rd pin in y
          in pins 14
                                          ; shift rd and A0 to A12 pins into ISR
      public read wrap:
                                                             ; *** READ state machine wraps to read wrap target ***
112
         jmp !y idle data
                                                  ; Y=Rnw - skip the FIFO push on read cycles (RnW=1)
                                                       ; shift fixed part of ARM address (held in x) into ISR and trigger auto push
         in null 19
         wait 0 gpio PIN CLK [7]
                                                 ; sample read rd pin, addr pins and data pins
          in pins 25
          in null 24
                                                 ; 7+17=24 shit read and addr pins out of the isr to only leave the data
      public write_wrap:
                                                             ; *** WRITE state machine wraps to write_wrap_target ***
```


State Machine to push data to the GB

```
.program gameboy bus write to data
      .wrap target
         pull block
                                                   ; pull the data from the Tx FIFO into the OSR
125
                                                 ; output 8 bits of data
         out pins 8
         mov osr ~NULL
                                                   : OSR=FFFFFFF
         wait 0 gpio PIN CLK
                                                   ; wait for clk
         out pindirs 8
                                                   ; start driving the data bus
129
         mov osr NULL
         wait 1 gpio PIN CLK
                                                : wait for clk
         out pindirs 8
                                                ; stop driving the data bus
         .wrap; wrap back to beginning
```

DMA loop for reading memory

Base addr points to either:

- address in RAM
- address in flash (XIP)



The CPU has shadow registers for peripherals which allows XOR operations

Game Boy bootloader

- Small Game Boy "Game" which shows the list of games
 - Communication with RP2040 through shared memory (savegame RAM)
- Written in C with the toolchain from GBDK-2020

Flash layout

RP2040 firmware + GB Bootloader 128 KiB


ROM Storage 14208 KiB (~13.9 MiB) 888 Game Boy ROM banks

> LiitleFS 2048 KiB (2 MiB)

- 16 MiB total
- Each bank in ROM storage is aligned
- LittleFs holds savegames, config files, and ROM info


Management Software

- Uses WebUSB for connection
 - Chrome based browsers (also on Android)
- Written in React JS




Debugging


Debugging




Debugging



Data fetch from RAM



Data fetch from flash



Sources and helpful documents

Sources

- Pandocs: https://gbdev.io/pandocs/
- (unoffical) Game Boy CPU Manual: D. P.
- Game Boy Technical Reference: gekkio.fi
- Game-Boy-KiCad-Library: HDR (Martin Refseth)
- PIO introduction: Youtube stacksmashing

Thank you!

This presentation is released under the CC BY-SA 4.0 license See https://creativecommons.org/licenses/by-sa/4.0/ and read about your rights.