Skip to content
This repository has been archived by the owner on Jul 3, 2024. It is now read-only.

Added core cycle count, core cycles/iter, and CoreMarks/MHz #634

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

BrianGraysonSiV
Copy link

@BrianGraysonSiV BrianGraysonSiV commented Mar 6, 2022

This patch does not change any of the existing time-reporting, but adds in the core cycle counts, and a computation of CoreMarks/MHz. This makes it easier for customers who do not alter the environment to set their RTC tick frequency #define properly.

I have tested this on a few cores, but of course additional testing would be great.

@avernhetS5
Copy link
Contributor

@BrianGraysonSiV
Thanks for sharing.
2 things about this PR:

  • it has been done against FESDK public which is not really maintained anymore
  • it modifies a file that is supposed to stay untouched AFAIU, since it is a common reference to share results

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants