restore settings for black_parrot and ariane

siliconcompiler · May 21, 2024 · da707bf · da707bf
1 parent abcc806
commit da707bf
Show file tree

Hide file tree

Showing 2 changed files with 7 additions and 1 deletion.
diff --git a/scgallery/designs/ariane/ariane.py b/scgallery/designs/ariane/ariane.py
@@ -64,6 +64,8 @@ def setup(target=freepdk45_demo):
     _common.add_lambdalib_memory(chip)
 
     if mainlib.startswith('asap7sc7p5t'):
+        chip.set('tool', 'openroad', 'task', 'place', 'var', 'gpl_uniform_placement_adjustment',
+                 '0.05')
         chip.set('tool', 'openroad', 'task', 'route', 'var', 'M2_adjustment', '0.7')
         chip.set('tool', 'openroad', 'task', 'route', 'var', 'M3_adjustment', '0.6')
 

diff --git a/scgallery/designs/black_parrot/black_parrot.py b/scgallery/designs/black_parrot/black_parrot.py
@@ -37,8 +37,12 @@ def setup(target=freepdk45_demo):
     _common.add_lambdalib_memory(chip)
     chip.input(os.path.join(extra_root, 'lambda.v'), package='scgallery-designs')
 
+    if mainlib.startswith('sky130'):
+        pass
+    else:
+        chip.set('tool', 'yosys', 'task', 'syn_asic', 'var', 'strategy', 'AREA3')
+
     chip.set('tool', 'yosys', 'task', 'syn_asic', 'var', 'flatten', 'false')
-    chip.set('tool', 'yosys', 'task', 'syn_asic', 'var', 'strategy', 'AREA3')
     chip.set('tool', 'yosys', 'task', 'syn_asic', 'var', 'abc_clock_derating', '0.95')
 
     chip.set('tool', 'openroad', 'task', 'floorplan', 'var', 'rtlmp_enable', 'true')