v2.0rc2 pcb review

sinara-hw · Apr 17, 2019 · 2a3b208 · 2a3b208
1 parent aa03b28
commit 2a3b208
Show file tree

Hide file tree

Showing 9 changed files with 12 additions and 1 deletion.
diff --git a/ADC_4CH.SchDoc b/ADC_4CH.SchDoc
diff --git a/BaseMod.PcbDoc b/BaseMod.PcbDoc
diff --git a/BaseMod.PrjPCB b/BaseMod.PrjPCB
@@ -190,6 +190,10 @@ DItemRevisionGUID=
 GenerateClassCluster=0
 DocumentUniqueId=PFHSRVRN
 
+[GeneratedDocument1]
+DocumentPath=Project Outputs for TestMod_FMC\Design Rule Check - BaseMod.html
+DItemRevisionGUID=
+
 [Configuration1]
 Name=Default Configuration
 ParameterCount=0
@@ -312,7 +316,7 @@ OutputDefault20=0
 [OutputGroup2]
 Name=Simulator Outputs
 Description=
-TargetPrinter=Bullzip PDF Printer
+TargetPrinter=Brother DCP-J315W Printer (Copy 1)
 PrinterOptions=Record=PrinterOptions|Copies=1|Duplex=1|TrueTypeOptions=3|Collate=1|PrintJobKind=1|PrintWhat=1
 
 [OutputGroup3]
@@ -734,6 +738,11 @@ OutputName6=Environment configuration compliance check
 OutputDocumentPath6=
 OutputVariantName6=
 OutputDefault6=0
+OutputType7=BOM_Violations
+OutputName7=BOM Checks Report
+OutputDocumentPath7=
+OutputVariantName7=
+OutputDefault7=0
 
 [OutputGroup9]
 Name=Export Outputs
@@ -914,6 +923,7 @@ Type113=1
 Type114=1
 Type115=1
 Type116=1
+Type117=1
 
 [Difference Levels]
 Type1=1
@@ -981,6 +991,7 @@ Type62=1
 Type63=1
 Type64=1
 Type65=1
+Type66=1
 
 [Electrical Rules Check]
 Type1=1

diff --git a/BaseMod.SchDoc b/BaseMod.SchDoc
diff --git a/DAC_channel.SchDoc b/DAC_channel.SchDoc
diff --git a/Input_channel.SchDoc b/Input_channel.SchDoc
diff --git a/Mgmt.SchDoc b/Mgmt.SchDoc
diff --git a/PowerSupply.SchDoc b/PowerSupply.SchDoc
diff --git a/SEAx_connector.SchDoc b/SEAx_connector.SchDoc